
Interface Signal Descriptions
2-13
pass from one bus to the other. The signal is asserted HIGH when the
chip is active.
2.1.8.4 Clock (CLOCK)
This is the 40 MHz oscillator input to the SYM53C180. It is the clock
source for the protocol control state machines and timing generation
logic. This clock is not used in any bus signal transfer paths.
2.1.9 SCSI Termination
The terminator networks provide the biasing needed to pull signals to an
inactive voltage level, and to match the impedance seen at the end of
the cable with the characteristic impedance of the cable. Terminators
must be installed at the extreme ends of each SCSI segment, and only
at the ends. No SCSI segment should ever have more or less than two
terminators installed and active. SCSI host adapters should provide a
means of accommodating terminators. The terminators should be
socketed, so they may be removed if not needed. Otherwise, the
terminators should be disabled by software means.
Multimode terminators are required because they provide both LVD and
SE termination, depending on what mode of operation is detected by the
DIFFSENS pins.
Important:
LSI Logic recommends that active termination be used for
the bus connections to the SYM53C180. The Unitrode
5630 or Dallas 2108 commonly used for Ultra2 buses can
also be used interchangeably for Ultra3. The Unitrode 5628
can be used for Ultra3 and allows use of two devices on
the SCSI bus rather than three.
Table 2.5
XFER_ACTIVE Signal Polarity
Signal Level
State
Effect
HIGH = 1
Asserted
Indicates normal operation, and transfers through
the SYM53C180 are enabled.
LOW = 0
Deasserted
The SYM53C180 has detected a Bus Free state
due to WS_ENABLE being low, thus disabling
transfers through the device.