
Introduction
1.4
Product Family
SEC ASIC
1-6
STDH90/MDL90
1.4
Product Family
STDH90/MDL90 library include the following design elements:
I
I
I
I
Internal Macrocells
Compiled Macrocells
Input/Output Cells
JTAG Boundary Scans.
1.4.1 Internal Macrocells
Macrocells are the lowest level of logic functions such as NAND, NOR and
flip-flop used for logic designs. There are about 430 different types of internal
macrocells. They usually come in three levels of drive strength (1X, 2X and 4X).
These macrocells have many levels of representations—logic symbol, logic
model, timing model, transistor schematic, HSPICE netlist, physical layout, and
placement and routing model.
1.4.2 Compiled Macrocells
Compiled macrocells of STDH90/MDL90 consist of compiled memory and
compiled datapath macrocells.
Compiled memory macrocells include three single-port RAMs (synchronous,
asynchronous and alternative), three dual-port RAMs (synchronous,
asynchronous and alternative) and two ROMs (synchronous diffusion
programmable and via programmable). Synchronous memories have a fully
synchronous operation for clock. Asynchronous memories have a synchronous
operation for Write Enable in write mode and have an asynchronous operation
for address in read mode. Those compiled memories have an automatic
power-down mode that significantly reduces power consumption for read and
write operations. This power-down mode ensures that memory consumes
power for the minimum amount of time needed for a read or write operation.
Some of memories support dual bank option to double the maximum capacity.
Also, Flexible memory apsect ratio is provided. Now, a softmacro based
memory BIST (Built-In Self Test) capability is available. Several memory
macrocells of the same type or the different type in a circuit can be tested by
single BIST circuit.
Compiled datapath macrocells include adder, ALU, barrel shifter, carry select
adder, multiplier and multi-port register file. Adder supports both addition and
subtraction and adopts a group-bypass carry propagation scheme to improve
performance. ALU supports 9 arithmetic operations and 15 logical operations.
Carry select adder is much faster than adder and adopts a double-carry
propagation scheme to improve performance. Multiplier supports pipe-lined
scheme to improve performance and also accumulation scheme. Multi-port
register file allows 1-to-2 write and 1-to-4 read ports and each port is fully
independent. In write mode, this register file operates synchronously for clock.
In read mode, it operates asynchronously for address.
We provide two kinds of engineering design services. One is to support
additional compiled datapath macrocells such as Comparators, Detectors,
Incrementers and Decrementers, Multiplexers, and so on. The other is to
support hardwired datapath module design.