
STD80/STDM80
iv
SEC ASIC
Table of Contents
1
Introduction to STD80/STDM80
Library Description........................................................................................................................1-1
Features........................................................................................................................................1-1
CAE Support.................................................................................................................................1-2
Product Family ..............................................................................................................................1-2
Internal Macrocells ...............................................................................................................1-2
Macrofunctions .....................................................................................................................1-2
Megafunctions ......................................................................................................................1-2
Memory Compilers ...............................................................................................................1-2
Datapath Compilers..............................................................................................................1-2
Input/Output Cells.................................................................................................................1-3
V
DD
/V
SS
Rules and Guidelines .....................................................................................................1-6
Power Dissipation..........................................................................................................................1-7
Propagation Delays.......................................................................................................................1-9
Delay Model ..................................................................................................................................1-13
Testability Design Methodology.....................................................................................................1-14
Maximum Fanouts.........................................................................................................................1-15
Product Line-Up ............................................................................................................................1-22
Packages.......................................................................................................................................1-22
Dedicated Corner V
DD
/V
SS
Pads..................................................................................................1-23
External Design Interface Considerations.....................................................................................1-23
Crystal Oscillator Considerations..................................................................................................1-29
2
Electrical Characteristics
DC Electrical Characteristics.........................................................................................................2-1
Input Buffer DC Curves.................................................................................................................2-3
Output Drive Capabilities...............................................................................................................2-5
3
Internal Macrocells
Overview .......................................................................................................................................3-1
Summary Tables ...........................................................................................................................3-2
Logic Cells
AD2/AD2D2...................................................................................................................................3-11
AD3/AD3D3...................................................................................................................................3-13
AD4/AD4D2...................................................................................................................................3-16