
INTRODUCTION TO STD80/STDM80
LIBRARY DESCRIPTION
SEC ASIC
1-1
STD80/STDM80
LIBRARY DESCRIPTION
STD80 and STDM80 are 5V and 3.3V 0.5
μ
m CMOS
standard cell libraries supporting triple- and
double-layer metal interconnections provided by
Samsung Electronics.
Every types of internal macrocells and input/output
buffers are contained in these cell libraries.
With the regard to the current increase of power
mixture, 5V-to-3.3V and 3.3V-to-5V convertible cells
having a level shifter inside are included in these
libraries. In addition, the other interface (CMOS, TTL
and Schmitt trigger) cells are fully equipped for your
wide selection.
Various kinds of macrofunctions, megafunctions,
memory and datapath compilers may satisfy the
complicated design requirements. Moreover, core &
megafunction cells such as MPU and DSP, and analog
cells are under development.
We ensure the product reliability by preventing any
possible noise, ESD and latch-up efficiently.
Every work operation in a design flow has been
systematized and automated, and each stage is
designed to go through enough reviews and
verifications. It makes the design work easier and
faster, and also prevents any errors or mistakes
possible through a design flow.
FEATURES
K
STD80:
STDM80:
5volt standard cell library
3.3volt standard cell library
K
Mixed 5V/3.3V I/O interface
K
0.5
μ
m 5V HCMOS technology
– Double and Triple layer metal options
K
High basic cell usages
– Up to 700,000 total number of gates
– Maximum usage: 70% for triple layer metal
– Maximum usage: 40% for double layer metal
K
High speed
– 0.2 ns (for STD80) and 0.3ns (for STDM80)
delay of 2-input NAND with fanout = 2
K
Fully configurable RAM, ROM and DPRAM
– Up to 512K-bit ROM available
– Up to 128K-bit RAM available
– Up to 64K-bit DPRAM available
K
Configurable Datapath elements available
– 4 ~ 128-bit bus width
K
Operating Temperature (T
A
)
– Commercial range: 0C to +70C
– Industrial range: –40C to +85C
K
ESD and latch-up protection
– ESD: 2000V (Min.)
– Latch-up: 300mA (Min.)
K
Selectable output current drive capability
– 1/2/4/8/12/16/20/24mA available for 5V
– 1/2/4/6/8/10/12/16mA available for 3.3V
K
TTL, CMOS, LVTTL, LVCMOS and Schmitt trigger
I/Os
K
X-tal oscillators
K
PCI, PCMCIA buffers
K
GTL, NTL, CardBus, SCSI, PECL, USB
under-developed
K
Various package options
K
Fully integrated CAD software support
– Verilog, Viewlogic, Mentor and Synopsys