- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372309 > ST6389 (意法半導體) 8-BIT MCUs WITH ON-SCREEN-DISPLAY FOR TV TUNING PDF資料下載
參數(shù)資料
| 型號： | ST6389 |
| 廠商： | 意法半導體 |
| 英文描述： | 8-BIT MCUs WITH ON-SCREEN-DISPLAY FOR TV TUNING |
| 中文描述： | 8位微控制器對屏幕，電視調諧顯示器 |
| 文件頁數(shù)： | 24/82頁 |
| 文件大?。?/td> | 718K |
| 代理商： | ST6389 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
24/82
ST6380, ST6381, ST6382, ST6383, ST6388, ST6389
3.5 INTERRUPT
The ST638x Core can manage 4 different maska-
ble interrupt sources, plus one non-maskable in-
terrupt source (top priority level interrupt). Each
source is associated with a particular interrupt vec-
tor that contains a Jump instruction to the related
interrupt service routine. Each vector is located in
the Program Space at a particular address (see
Table 7
). When a source provides an interrupt re-
quest, and the request processing is also enabled
by the ST638x Core, then the PC register is load-
ed with the address of the interrupt vector (i.e. of
the Jump instruction). Finally, the PC is loaded
with the address of the Jump instruction and the
interrupt routine is processed.
The relationship between vector and source and
the associated priority is hardware fixed for the dif-
ferent ST638x devices. For some interrupt sourc-
es it is also possible to select by software the kind
of event that will generate the interrupt.
All interrupts can be disabled by writing to the GEN
bit (global interrupt enable) of the interrupt option
register (address C8h). After a reset, ST638x is in
non maskable interrupt mode, so no interrupts will
be accepted and NMI flags will be used, until a
RETI instruction is executed. If an interrupt is exe-
cuted, one special cycle is made by the core, dur-
ing that the PC is set to the related interrupt vector
address. A jump instruction at this address has to
redirect program execution to the beginning of the
related interrupt routine. The interrupt detecting
cycle, also resets the related interrupt flag (not
available to the user), so that another interrupt can
be stored for this current vector, while its driver is
under execution.
If additional interrupts arrive from the same
source, they will be lost. NMI can interrupt other in-
terrupt routines at any time, while other interrupts
cannot interrupt each other. If more than one inter-
rupt is waiting for service, they are executed ac-
cording to their priority. The lower the number, the
higher the priority. Priority is, therefore, fixed. In-
terrupts are checked during the last cycle of an in-
struction (RETI included). Level sensitive inter-
rupts have to be valid during this period.
3.5.1 Interrupt Vectors/Sources
The ST638x Core includes 5 different interrupt
vectors in order to branch to 5 different interrupt
routines. The interrupt vectors are located in the
fixed (or static) page of the Program Space.
The interrupt vector associated with the non-
maskable interrupt source is named interrupt vec-
tor #0. It is located at the (FFCh,FFDh) addresses
in the Program Space. This vector is associated
with the PC6/IRIN pin.
The interrupt vectors located at addresses (FF6h,
FF7h), (FF4h, FF5h), (FF2h, FF3h), (FF0h, FF1h)
are named interrupt vectors #1, #2, #3 and #4 re-
spectively. These vectors are associated with TIM-
ER 2 (#1), VSYNC (#2), TIMER 1 (#3),
PC4(PWRIN) (#4) and ADC (#4).
Table 7. Interrupt Vectors/Sources
Relationships
Note 1
. This pin is associated with the NMI Inter-
rupt Vector
3.5.2 Interrupt Priority
The non-maskable interrupt request has the high-
est priority and can interrupt any other interrupt
routines at any time, nevertheless the other inter-
rupts cannot interrupt each other. If more than one
interrupt request is pending, they are processed
by the ST638x Core according to their priority lev-
el: vector #1 has the higher priority while vector #4
the lower. The priority of each interrupt source is
hardware fixed.
Interrupt Source
Associated
Vector
VecInterrupt
Interrupt
Vector # 1
Interrupt
Vector #2
Interrupt
Vector #3
Interrupt
Vector #4
Vector
Address
PC6/IRIN Pin
1
Timer 2
0FF6h-0FF7h
Vsync
0FF4h-0FF5h
Timer 1
0FF2h-0FF3h
PC4/PWRIN, ADC
0FF0h-0FF1h
相關PDF資料 |
PDF描述 |
|---|---|
| ST63RS1 | 8-BIT MICROCONTROLLER |
| ST63RT1 | 8-BIT MICROCONTROLLER |
| ST6400C1003 | CONTROLLER CHRONOTHERM |
| ST650C20L1 | THYRISTOR 1557A |
| ST650C22L1 | THYRISTOR 1557A |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ST6389B1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCUs WITH ON-SCREEN-DISPLAY FOR TV TUNING |
| ST6389B4 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCUs WITH ON-SCREEN-DISPLAY FOR TV TUNING |
| ST6391 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| ST6391B1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| ST6392 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
發(fā)布緊急采購，3分鐘左右您將得到回復。