- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372302 > ST52F514F0B6 IC MAX 7000 CPLD 128 144-TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ST52F514F0B6 |
| 英文描述： | IC MAX 7000 CPLD 128 144-TQFP |
| 中文描述： | 微控制器 |
| 文件頁(yè)數(shù)： | 83/106頁(yè) |
| 文件大?。?/td> | 648K |
| 代理商： | ST52F514F0B6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)當(dāng)前第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)
ST52F510/F513/F514
83/106
13.4 SCI Register Description
The following registers are related to the use of the
SCI peripheral.
13.4.1 SCI Configuration Registers.
SCI Control Register 1 (
SCI_CR1
)
Configuration Register 22 (016h) Read/Write
Reset Value: 0000 0000 (00h)
Bit 7:
RXFINT
SCDR_RX buffer full interrupt mask
0: interrupt disabled
1: interrupt enabled
Bit 6:
OVRINT
Overrun interrupt mask
0: interrupt disabled
1: interrupt enabled
Bit 5:
BRKINT
Break interrupt mask
0: interrupt disabled
1: interrupt enabled
Bit 4:
TXEMINT
SCDR_TX buffer empty interrupt
0: interrupt disabled
1: interrupt enabled
Bit 3:
TXENINT
TX end interrupt mask
0: interrupt disabled
1: interrupt enabled
Bit 2:
PAR/T8
Parity type selectionor TX 9th bit
0: parity odd if enabled, else TX 9th bit=0
1: parity even if enabled, else TX 9th bit=1
Bit 1-0:
FRM
Frame type selection
00: 8 bit, no parity, 1 stop bit
01: 8 bit, no parity, 2 stop bit
10: 8 bit, parity, 1 stop bit
11: 9 bit, no parity, 1 stop bit
Note:
the SCIinterrupts are notenabled unless the
bit 3 (MSKSCI) of the Configuration Register 0
(INT_MASK) is enabled (set to 1).
SCI Control Register 2 (
SCI_CR2
)
Configuration Register 23 (017h) Read/Write
Reset Value: 0000 0000 (00h)
Bit 7-4:
PRESC_H
Baud Rate prescaler (bit 11:8)
These bits are the higher part of the
prescaler (see
SCI_CR3 Configuration
Register) which determinates the baud rate
of the communication, according to Table
13.1 and Table 13.2, as explained in
Paragraph 13.3.
Bit 3-2: not used
Bit 1:
RXSTRT
Reception enable
0: RX disabled
1: RX enabled
Bit 0:
TXSTRT
Transmission enable
0: TX disabled
1: TX enabled
SCI Control Register 3 (
SCI_CR3
)
Configuration Register 43 (02Bh) Read/Write
Reset Value: 0000 0000 (00h)
Bit 7-0:
PRESC_L
Baud Rate prescaler (bit 7:0)
These bits are the lower part of the
prescaler (see
SCI_CR2 Configuration
Register) which determinates the baud rate
of the communication, according to Table
13.1 and Table 13.2, as explained in
Paragraph 13.3.
7
2
0
RXFINT OVRINT BRKINT TXEMINTTXENINT PAR/T8
FRM
7
4
2
0
PRESC_H
-
RXSTRT TXSTRT
7
0
PRESC_L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST52F514F0M6 | IC MAX 7000 CPLD 160 100-TQFP |
| ST52F514F1B6 | IC MAX 7000 CPLD 160 100-TQFP |
| ST52F514F1M6 | IC MAX 7000 CPLD 256 208-PQFP |
| ST52F514F3B6 | IC MAX 7000 CPLD 256 208-PQFP |
| ST52F514F3M6 | IC MAX 7000 CPLD 256 256-FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST52F514F0M6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| ST52F514F1B6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| ST52F514F1M6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| ST52F514F3B6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| ST52F514F3M6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。