
ST52F510/F513/F514
47/106
6.5 Register Description
The following section describes theRegister which
are used to configure the Clock, Reset and PLVD.
6.5.1 Configuration Register.
CPU Clock Prescaler (CPU_CLK)
Configuration Register 46 (02Eh) Read/Write
Reset Value: 0000 0000 (00h)
Bit 7-6: Not Used
Bit 5-0:
CPUCK5-0
CPU Clock Prescaler bits
The CPU Clock frequency is divided by a
factor described in the following table
6.5.2 Option Bytes.
Clock Mode (OSC_CR)
Option Byte 0 (00h)
Reset Value: 0000 0000 (00h)
Bit 7-2: Not Used
Bit 1-0:
CKMOD1-0
Clock Mode
00: Internal Oscillator
01: External Clock or quartz
1x: External RC oscillator
External Clock Parameters (CLK_SET)
Option Byte 1 (01h)
Reset Value: 0000 0000 (00h)
Bit 7-3: Not Used
Bit 2-0:
CKPAR2-0
Oscillator Gains
These three bits enable/disable the loop
gains when a external clock or quartz are
used
for
generating
following
table
configuration options. Table 6.2 illustrates
the reccomended values for the most
common frequencies used, timeto start the
oscillations and the settling time to have a
duty cycle of 40%-60% (at steady state it is
50%).
the
clock.
the
The
decribes
possible
Warning:
If an External Clock is used instead of a
quartz or ceramic resonator, it is reccomended that
no gain be enabled (CKPAR2-0=000) in order lo
lower the current consuption.
7
0
-
-
CPUCK5 CPUCK4 CPUCK3 CPUCK2 CPUCK1 CPUCK0
CPUCK5-0
CPU Clock
000000
f
CPU
=f
OSC
000001
f
CPU
=f
OSC
/2
000010
f
CPU
=f
OSC
/4
000100
f
CPU
=f
OSC
/8
001000
f
CPU
=f
OSC
/16
010000
f
CPU
=f
OSC
/32
100000
f
CPU
=f
OSC
/64
others
f
CPU
=f
OSC
/64
7
0
-
-
-
-
-
-
CKMOD1CKMOD0
7
0
-
-
-
-
-
CKPAR2 CKPAR1 CKPAR0
CKPAR2-0
Enabled Gain Stages
000
No Gains (External Clock Mode)
001
1 gain stage enabled
010
not allowed
011
3 gain stage enabled
100
not allowed
101
4 gain stage enabled
110
not allowed
111
6 gain stage enabled