
Sitronix
7.2 Control Registers
ST2202
Ver 2.0a
9/65
2003-May-05
Address $000~$07F is for control registers. Refer to TABLE 7-1 for summary of all registers. There are more details of registers in
the related sections.
TABLE 7-1 Control Registers Summary
Address
Name
R/W
Bit 7
Bit 6
Bit 5
$000
PA*
R/W
PA[7]
PA[6]
PA[5]
$001
PB*
R/W
PB[7]
PB[6]
PB[5]
$002
PC*
R/W
PC[7]
PC[6]
PC[5]
$003
PD*
R/W
PD[7]
PD[6]
PD[5]
$004
PE*
R/W
PE[7]
PE[6]
PE[5]
$005
PSC
R/W
PSC[7]
PSC[6]
PSC[5]
$008
PCA
R/W
PCA[7]
PCA[6]
PCA[5]
$009
PCB
R/W
PCB[7]
PCB[6]
PCB[5]
$00A
PCC
R/W
PCC[7]
PCC[6]
PCC[5]
$00B
PCD
R/W
PCD[7]
PCD[6]
PCD[5]
$00C
PCE
R/W
PCE[7]
PCE[6]
PCE[5]
$00D
PFC
R/W
RXD0
TXD0
SRDY
$00E
PFD
R/W
RXD1
TXD1
CS6
$00F
PMCR
R/W
PULL
PDBN
INTEG
$010
PSG0L
R/W
PSG0[7]
PSG0[6]
PSG0[5]
$011
PSG0H
R/W
-
-
-
$012
PSG1L
R/W
PSG1[7]
PSG1[6]
PSG1[5]
$013
PSG1H
R/W
-
-
-
$014
DAC
R/W
DAC[7]
DAC[6]
DAC[5]
R/W
-
PCK[2]
PCK[1]
$016
PSGC
R/W
-
PCK[2]
PCK[1]
$017
VOL
R/W
VOL1[3]
VOL1[2]
VOL1[1]
$020
BTEN
R/W
-
-
-
R
-
-
-
$021
BTSR*
W
BTCLR
-
-
R
PRS[7]
PRS[6]
PRS[5]
$023
PRS*
W
SRES
SENA
SENT
$024
T0M
R/W
-
-
T0M[5]
$025
T0C
R/W
T0C[7]
T0C[6]
T0C[5]
$026
T1M
R/W
-
-
-
$027
T1C
R/W
T1C[7]
T1C[6]
T1C[5]
$028
DMSL*
W
DMS[7]
DMS[6]
DMS[5]
$029
DMSH*
W
DMS[15]
DMS[14]
DMS[13]
$02A
DMDL*
W
DMD[7]
DMD[6]
DMD[5]
$02B
DMDH*
W
DMD[15]
DMD[14]
DMD[13]
$02C
DCNTL*
W
DCNT[7]
DCNT[6]
DCNT[5]
$02D
DCNTH*
W
-
-
-
R
XSEL
OSTP
XSTP
$030
SYS*
W
XSEL
OSTP
XSTP
$031
IRR
R/W
IRR[7]
IRR[6]
IRR[5]
$032
PRRL
R/W
PRR[7]
PRR[6]
PRR[5]
$033
PRRH
R/W
-
-
-
$034
DRRL
R/W
DRR[7]
DRR[6]
DRR[5]
$035
DRRH
R/W
-
-
-
$036
DMRL
R/W
DMR[7]
DMR[6]
DMR[5]
$037
DMRH
R/W
-
-
-
R/W
-
-
-
$038
MISC
W
$03C
IREQL
R/W
-
IRLCD
IRBT
$03D
IREQH
R/W
-
-
-
$03E
IENAL
R/W
-
IELCD
IEBT
$03F
IENAH
R/W
-
-
-
Bit 4
PA[4]
PB[4]
PC[4]
PD[4]
PE[4]
PSC[4]
PCA[4]
PCB[4]
PCC[4]
PCD[4]
PCE[4]
SS
CS5
CSM1
PSG0[4]
-
PSG1[4]
-
DAC[4]
PCK[0]
PCK[0]
VOL1[0]
BTEN[4]
BTSR[4]
-
PRS[4]
-
T0M[4]
T0C[4]
T1M[4]
T1C[4]
DMS[4]
DMS[12]
DMD[4]
DMD[12]
DCNT[4]
DMAM
XBAK
XBAK
IRR[4]
PRR[4]
-
DRR[4]
-
DMR[4]
-
-
Bit 3
PA[3]
PB[3]
PC[3]
PD[3]
PE[3]
PSC[3]
PCA[3]
PCB[3]
PCC[3]
PCD[3]
PCE[3]
MOSI
CS4
CSM0
PSG0[3]
PSG0[11]
PSG1[3]
PSG1[11]
DAC[3]
PRBS
DMD[1]
VOL0[3]
BTEN[3]
BTSR[3]
-
PRS[3]
-
-
T0C[3]
T1M[3]
T1C[3]
DMS[3]
DMS[11]
DMD[3]
DMD[11]
DCNT[3]
DCNT[11] DCNT[10]
WSKP
WSKP
IRR[3]
PRR[3]
PRR[11]
DRR[3]
-
DMR[3]
-
WDTEN
Reset WDT
IRPT
IRT1
-
IRURX
IEPT
IET1
-
IEURX
Bit 2
PA[2]
PB[2]
PC[2]
PD[2]
PE[2]
PSC[2]
PCA[2]
PCB[2]
PCC[2]
PCD[2]
PCE[2]
MISO
CS3
BCO
PSG0[2]
PSG0[10]
PSG1[2]
PSG1[10]
DAC[2]
C1EN
DMD[0]
VOL0[2]
BTEN[2]
BTSR[2]
-
PRS[2]
-
T0M[2]
T0C[2]
T1M[2]
T1C[2]
DMS[2]
DMS[10]
DMD[2]
DMD[10]
DCNT[2]
Bit 1
PA[1]
PB[1]
PC[1]
PD[1]
PE[1]
PSC[1]
PCA[1]
PCB[1]
PCC[1]
PCD[1]
PCE[1]
SCK
CS2
TCO1
PSG0[1]
PSG0[9]
PSG1[1]
PSG1[9]
DAC[1]
C0EN
INH
VOL0[1]
BTEN[1]
BTSR[1]
-
PRS[1]
-
T0M[1]
T0C[1]
T1M[1]
T1C[1]
DMS[1]
DMS[9]
DMD[1]
DMD[9]
DCNT[1]
DCNT[9]
IRREN
IRREN
IRR[1]
PRR[1]
PRR[9]
DRR[1]
DRR[9]
DMR[1]
DMR[9]
TEST
Bit 0
PA[0]
PB[0]
PC[0]
PD[0]
PE[0]
PSC[0]
PCA[0]
PCB[0]
PCC[0]
PCD[0]
PCE[0]
INTX
CS1
TCO0
PSG0[0]
PSG0[8]
PSG1[0]
PSG1[8]
DAC[0]
DACE=0
DACE=1
VOL0[0]
BTEN[0]
BTSR[0]
-
PRS[0]
-
T0M[0]
T0C[0]
T1M[0]
T1C[0]
DMS[0]
DMS[8]
DMD[0]
DMD[8]
DCNT[0]
DCNT[8]
HIGH
LVDEN
IRR[0]
PRR[0]
PRR[8]
DRR[0]
DRR[8]
DMR[0]
DMR[8]
TEST
Default
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
1000 -000
0000 0000
- - - - 0000
0000 0000
- - - - 0000
0000 0000
-000 0000
-000 0000
0000 0000
- - -0 0000
- - -0 0000
0- - - - - - -
0000 0000
000 - - - - -
- -00 -000
0000 0000
- - -0 0000
0000 0000
- - -
0000 0001
0000 0000
0000 0000
0000 0000
- - - - 0000
0000 0000
- - - - -000
0000 0000
- - - - -000
- - - - 0000
- 000 0000
- - - - 0000
- 000 0000
- - - - 0000
WAIT
WAIT
IRR[2]
PRR[2]
PRR[10]
DRR[2]
DRR[10]
DMR[2]
DMR[10]
WDTPS
IRT0
IRUTX
IET0
IEUTX
IRDAC
IRSRX
IEDAC
IESRX
IRX
IRSTX
IEX
IESTX