- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2110 > SSTUB32872AHMLF (IDT, Integrated Device Technology Inc)IC REGIST BUFF 28BIT DDR2 96-BGA PDF資料下載
參數(shù)資料
| 型號： | SSTUB32872AHMLF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 13/18頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC REGIST BUFF 28BIT DDR2 96-BGA |
| 標準包裝： | 270 |
| 邏輯類型： | DDR2 的寄存緩沖器 |
| 電源電壓： | 1.7 V ~ 1.9 V |
| 位數(shù)： | 28 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 96-LFBGA |
| 供應(yīng)商設(shè)備封裝： | 96-CABGA（13.5x5.5） |
| 包裝： | 托盤 |
4
1222F—3/13/07
ICSSSTUB32872A
Advance Information
Ball Assignment
Signal Group
Signal Name
Type
Description
Ungated inputs DCKE0, DCKE1,
DODT0, DODT1
SSTL_18
DRAM function pins not associated with Chip Select.
Chip Select
gated inputs
D0 ... D21
SSTL_18
DRAM inputs, re-driven only when Chip Select is LOW.
Chip Select
inputs
DCS0 , DCS1
SSTL_18
DRAM Chip Select signals. These pins initiate DRAM
address/command decodes, and as such at least one will be
low when a valid address/command is present. The register
can be programmed to re-drive all D-inputs
Re-driven
outputs
Q0...Q21,
QCS0-1,
QCKE0-1,
QODT0-1
SSTL_18
Outputs of the register, valid after the specified clock count
and immediately following a rising edge of the clock.
Parity input
PARIN
SSTL_18
Input parity is received on pin PARIN and should maintain
odd parity across the D0...D20 inputs, at the rising edge of the
clock.
Parity error
output
PTYERR
Open drain
When LOW, this output indicates that a parity error was
identified associated with the address and/or command inputs.
PTYERR will be active for two clock cycles, and delayed by
an additional clock cycle for compatibility with final parity
out timing on the industry-standard DDR-II register with
parity (in JEDEC definition).
Clock inputs
CK, CK
SSTL_18
Differential master clock input pair to the register. The
register operation is triggered by a rising edge on the positive
clock input (CK).
Miscellaneous
inputs
RESET
1.8 V
LVCMOS
Asynchronous reset input. When LOW, it causes a reset of the
internal latches, thereby forcing the outputs LOW. RESET
also resets the PTYERR signal.
VREF
0.9 V nominal Input reference voltage for the SSTL_18 inputs. Two pins
(internally tied together) are used for increased reliability.
when at least
one Chip Slect input is LOW.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SSTUB32S868DHLFT | IC REGIST BUFF 25BIT DDR2 176BGA |
| SSTV16857CGT | IC REGIST BUFF 14BIT DDR 48TSSOP |
| SSTV16859CKLFT | IC BUS DVR UNIV 13-26BIT 56VFQFN |
| SSTVA16859BKLFT | IC BUFFER DDR 13-26BIT 56VFQFPN |
| STK404-120N-E | IC HYBRID MOD AUD PWR AMP AB 1CH |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SSTUB32872AHMLFT | 功能描述:IC REGIST BUFF 28BIT DDR2 96-BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| SSTUB32964ET/G,518 | 制造商:NXP Semiconductors 功能描述:- Tape and Reel |
| SSTUB32S865AHLF | 功能描述:IC REGIST BUFF 25BIT DDR2 160BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| SSTUB32S865AHLFT | 功能描述:IC REGIST BUFF 25BIT DDR2 160BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| SSTUB32S868BHLF | 功能描述:IC REGIST BUFF 25BIT DDR2 176BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。