參數(shù)資料
型號： SSTUB32866BHLFT
廠商： IDT, Integrated Device Technology Inc
文件頁數(shù)： 22/28頁
文件大小： 0K
描述： IC REGIST BUFF 25BIT DDR2 96-BGA
標(biāo)準(zhǔn)包裝： 2,500
邏輯類型： 1:1、1:2 可配置寄存緩沖器，帶奇偶位
電源電壓： 1.7 V ~ 1.9 V
位數(shù)： 25，14
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 96-LFBGA
供應(yīng)商設(shè)備封裝： 96-CABGA（13.5x5.5）
包裝： 帶卷 (TR)
3
ICSSSTUB32866B
Advance Information
1165A—3/21/07
General Description
This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operation.
All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All
outputs are 1.8-V CMOS drivers that have been optimized to drive the DDR-II DIMM load. ICSSSTUB32866B operates
from a differential clock (CK and CK). Data are registered at the crossing of CK going high, and CK going low.
The C0 input controls the pinout configuration of the 1:2 pinout from A configuration (when low) to B configuration (when
high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to 14-bit 1:2 (when high).
A - Pair Configuration (CO1 = 0, CI1 = 1 and CO2 = 0, CI2 = 1)
Parity that arrives one cycle after the data input to which it applies is checked on the PAR_IN of the first register.
The second register produces to PPO and QERR signals. The QERR of the first register is left floating. The valid
error information is latched on the QERR output of the second register. If an error occurs QERR is latched low for
two cycles or until Reset is low.
B - Single Configuration (CO = 0, C1 = 0)
The device supports low-power standby operation. When the reset input (RST) is low, the differential input receivers
are disabled, and undriven (floating) data, clock and reference voltage (VREF) inputs are allowed. In addition, when
RST is low all registers are reset, and all outputs are forced low. The LVCMOS RST and Cn inputs must always be
held at a valid logic high or low level. To ensure defined outputs from the register before a stable clock has been supplied,
RST must be held in the low state during power up.
In the DDR-II RDIMM application, RST is specified to be completely asynchronous with respect to CK and CK.
Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared
and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when
coming out of reset, the register will become active quickly, relative to the time to enable the differential input receivers.
As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RST until
the input receivers are fully enabled, the design of the ICSSSTUB32866B must ensure that the outputs will remain
low, thus ensuring no glitches on the output.
The device monitors both DCS and CSR inputs and will gate the Qn outputs from changing states when both DCS and
CSR inputs are high. If either DCS or CSR input is low, the Qn outputs will function normally. The RST input has priority
over the DCS and CSR control and will force the outputs low. If the DCS-control functionality is not desired, then the
CSR input can be hardwired to ground, in which case, the setup-time requirement for DCS would be the same as for
the other D data inputs. Package options include 96-ball LFBGA (MO-205CC).
Parity and Standby Functionality Truth Table
Rst
DCS
CSR
CK
Sum of Inputs = H
(D1 - D25)
PAR_IN
PPO
QERR
HL
X
↑↓
Even
LLH
HL
X
↑↓
Odd
L
H
L
HL
X
↑↓
Even
H
L
HL
X
↑↓
Odd
H
L
H
HH
L
↑↓
Even
LLH
HH
L
↑↓
Odd
H
L
HH
H
↑↓
XX
PPO0
QERR0
H
X
L or H
X
PPO0
QERR0
L
X or
Floating
X or
Floating
X or
Floating
X or
Floating
X or Floating
X or
Floating
LH
3. PAR_IN arrives two clock cycles after the data to which it applies when CO = 1.
Inputs
Outputs
4. Assume QERR is high at the CK
↑ and CK↓ crossing. If QERR is low it stays latched low for two
clock cycles on until Rst is low.
1. CO = 0 and CI = 0, Data inputs are D2, D3, D5, D6, D8 - D25.
CO = 0 and CI = 1, Data inputs are D2, D3, D5, D6, D8 - D14
CO = 1 and CI = I, Data inputs are D1 - D6, D8 - D10, D12, D13
2. PAR_IN arrives one clock cycle after the data to which it applies when CO = 0.
相關(guān)PDF資料
PDF描述
SSTUB32872AHMLF IC REGIST BUFF 28BIT DDR2 96-BGA
SSTUB32S868DHLFT IC REGIST BUFF 25BIT DDR2 176BGA
SSTV16857CGT IC REGIST BUFF 14BIT DDR 48TSSOP
SSTV16859CKLFT IC BUS DVR UNIV 13-26BIT 56VFQFN
SSTVA16859BKLFT IC BUFFER DDR 13-26BIT 56VFQFPN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SSTUB32866CHLF 功能描述:IC REGIST BUFF 25BIT DDR2 96-BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR)
SSTUB32866CHLFT 功能描述:IC REGIST BUFF 25BIT DDR2 96-BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR)
SSTUB32866EC/G 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications
SSTUB32866EC/G,518 功能描述:寄存器 1.8V CONFG RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube
SSTUB32866EC/G-T 功能描述:寄存器 1.8V CONFG REG BUF/DDR2-800 RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*