
SOLOMON
Rev 1.3
10/2002
SSD1905
142
22.2 Register Table
Table 22-1 : SSD1905 Register Table (1 of 2)
Register
Read-Only Configuration Registers
REG[01h] Display Buffer Size Register
REG[02h] Configuration Readback Register
Clock Configuration Registers
REG[04h] Memory Clock Configuration Register
REG[05h] Pixel Clock Configuration Register
Look-Up Table Registers
REG[08h] Look-Up Table Blue Write Data Register
REG[09h] Look-Up Table Green Write Data Register
REG[0Ah] Look-Up Table Red Write Data Register
REG[0Bh] Look-Up Table Write Address Register
REG[0Ch] Look-Up Table Blue Read Data Register
REG[0Dh] Look-Up Table Green Read Data Register
REG[0Eh] Look-Up Table Red Read Data Register
REG[0Fh] Look-Up Table Read Address Register
Panel Configuration Registers
REG[10h] Panel Type Register
REG[11h] MOD Rate Register
REG[12h] Horizontal Total Register
REG[14h] Horizontal Display Period Register
REG[16h] Horizontal Display Period Start Position Register 0
REG[17h] Horizontal Display Period Start Position Register 1
REG[18h] Vertical Total Register 0
REG[19h] Vertical Total Register 1
REG[1Ch] Vertical Display Period Register 0
REG[1Dh] Vertical Display Period Register 1
REG[1Eh] Vertical Display Period Start Position Register 0
REG[1Fh] Vertical Display Period Start Position Register 1
REG[20h] LLINE Pulse Width Register
REG[22h] LLINE Pulse Start Position Register 0
REG[23h] LLINE Pulse Start Position Register 1
REG[24h] LFRAME Pulse Width Register
REG[26h] LFRAME Pulse Start Position Register 0
REG[27h] LFRAME Pulse Start Position Register 1
REG[30h] LFRAME Pulse Start Offset Register 0
REG[31h] LFRAME Pulse Start Offset Register 1
REG[34h] LFRAME Pulse Stop Offset Register 0
REG[35h] LFRAME Pulse Stop Offset Register 1
REG[38h] HR-TFT Special Output Register
REG[3Ch] GPIO0 Pulse Start Register
REG[3Eh] GPIO0 Pulse Stop Register
REG[40h] GPIO2 Pulse Delay Register
REG[45h] STN Color Depth Control Register
REG[50h] Dynamic Dithering Control Register
Display Mode Registers
REG[70h] Display Mode Register
REG[71h] Special Effects Register
REG[74h] Main Window Display Start Address Register 0
REG[75h] Main Window Display Start Address Register 1
REG[76h] Main Window Display Start Address Register 2
REG[78h] Main Window Line Address Offset Register 0
REG[79h] Main Window Line Address Offset Register 1
Pg
15
15
16
16
16
17
18
18
19
19
19
20
20
21
22
22
23
23
23
23
24
24
24
25
25
25
26
26
26
27
27
27
27
28
28
28
29
29
30
30
31
31
33
34
34
35
35
35
Register
Floating Window Registers
REG[7Ch] Floating Window Display Start Address Register 0
REG[7Dh] Floating Window Display Start Address Register 1
REG[7Eh] Floating Window Display Start Address Register 2
REG[80h] Floating Window Line Address Offset Register 0
REG[81h] Floating Window Line Address Offset Register 1
REG[84h] Floating Window Start Position X Register 0
REG[85h] Floating Window Start Position X Register 1
REG[88h] Floating Window Start Position Y Register 0
REG[89h] Floating Window Start Position Y Register 1
REG[8Ch] Floating Window End Position X Register 0
REG[8Dh] Floating Window End Position X Register 1
REG[90h] Floating Window End Position Y Register 0
REG[91h] Floating Window End Position Y Register 1
Miscellaneous Registers
REG[A0h] Power Saving Configuration Register
REG[A2h] Software Reset Register
REG[A4h] Scratch Pad Register 0
REG[A5h] Scratch Pad Register 1
General Purpose IO Pins Registers
REG[A8h] General Purpose IO Pins Configuration Register 0
REG[A9h] General Purpose IO Pins Configuration Register 1
REG[ACh] General Purpose IO Pins Status/Control Register 0
REG[ADh] General Purpose IO Pins Status/Control Register 1
PWM Clock and CV Pulse Configuration Registers
REG[B0h] PWM Clock / CV Pulse Control Register
REG[B1h] PWM Clock / CV Pulse Configuration Register
REG[B2h] CV Pulse Burst Length Register
REG[B3h] PWM Duty Cycle Register
Pg
36
36
36
37
37
37
38
38
39
39
40
40
41
41
42
42
42
43
44
44
45
46
47
48
48