參數(shù)資料
型號(hào)： SMJ626162
廠商： Texas Instruments, Inc.
英文描述： 524288 BY 16-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
中文描述： 524288由16位2，銀行同步動(dòng)態(tài)隨機(jī)存取存儲(chǔ)器
文件頁(yè)數(shù)： 2/42頁(yè)
文件大小： 647K
代理商： SMJ626162
SMJ626162
524288 BY 16-BIT BY 2-BANK
SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
SGMS737C – JULY 1997 – REVISED MARCH 1999
2
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
description (continued)
The SDRAM employs state-of-the-art technology for high performance, reliability, and low power requirements.
All inputs and outputs are synchronized with the CLK input to simplify system design and enhance use with
high-speed microprocessors and caches.
The SMJ626162 SDRAM is available in a 50-lead, 650-mil-wide ceramic dual flatpack (HKD suffix).
functional block diagram
CLK
CKE
CS
DQMx
RAS
CAS
W
A0–A11
AND
Control
Mode Register
Array Bank T
Array Bank B
DQ
Buffer
DQ0–DQ15
16
12
operation
All inputs to the ’626162 SDRAM are latched on the rising edge of the system (synchronous) clock. The outputs,
DQ0–DQ15, are also referenced to the rising edge of CLK. The ’626162 has two banks that are accessed
independently; however, a bank must be activated before it can be accessed (read from or written to). Refresh
cycles refresh both banks alternately.
Five basic commands or functions control most operations of the ’626162:
Bank-activate/row-address entry
Column-address entry/write operation
Column-address entry/read operation
Bank-deactivate
Autorefresh
Additionally, operations can be controlled by three methods: using chip select (CS) to select/deselect the
devices, using DQMx to enable/mask the DQ signals on a cycle-by-cycle basis, or using CKE to suspend (or
gate) the CLK input. The device contains a mode register that must be programmed for proper operation.
Table 1, Table 2, and Table 3 show the various operations that are available on the ’626162. These truth tables
identify the command and/or operations and their respective mnemonics. Each truth table is followed by a
legend that explains the abbreviated symbols. An access operation refers to any read or write command in
progress at cycle n. Access operations include the cycle upon which the read or write command is entered and
all subsequent cycles through the completion of the access burst.
相關(guān)PDF資料
PDF描述
SML-010DT Chip LEDs with reflectors
SML-010FT Chip LEDs with reflectors
SML-010JT Chip LEDs with reflectors
SML-010LT Chip LEDs with reflectors
SML-010MT Chip LEDs with reflectors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SMJ626162-15HKDM 制造商:Micross Components, Inc. 功能描述:512KX16X2 SDRAM - Bulk
SMJ64C16L-25JDM 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
SMJ64C16L-35JDM 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
SMJ64C16L-45JDM 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
SMJ64C16L-55JDM 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*