
SMH4046
Preliminary Information
Summit Microelectronics, Inc
2082 1.7 08/23/04
44
Register RD5 – EXT_TEMP High Limit 1 Settings [9:8].
Register RD5
D7
D6
D5
D4
C7
C6
C5
C4
Register RD6 – EXT_TEMP High Limit 2 Triggers, Limit Bits [9:8].
Register RD6
D7
D6
D5
D4
D3
0
-
-
-
-
1
-
-
-
-
-
0
-
-
-
-
1
-
-
-
D3
C3
D2
C2
D1
C1
D0
C0
Action
EXT_TEMP High Limit 1 Bits [7:0]
D2
-
-
-
-
D1
-
-
-
-
D0
-
-
-
-
Action
EXT_TEMP High Limit 2 does not trigger a RST
EXT_TEMP High Limit 2 triggers a RST
EXT_TEMP High Limit 2 does not trigger an IRQ
EXT_TEMP High Limit 2 triggers an IRQ
EXT_TEMP High Limit 2 does not trigger a Power
Down
EXT_TEMP High Limit 2 triggers a Power Down
EXT_TEMP High Limit 2 does not trigger a Fault
EXT_TEMP High Limit 2 triggers a Fault
EXT_TEMP High Limit 2 Consecutive Conversions
for Fault = 1
EXT_TEMP High Limit 2 Consecutive Conversions
for Fault = 2
EXT_TEMP High Limit 2 Consecutive Conversions
for Fault = 4
EXT_TEMP High Limit 2 Consecutive Conversions
for Fault = 6
EXT_TEMP High Limit 2 Bits [9:8]
-
-
0
-
-
-
-
-
-
-
-
-
-
-
1
-
-
-
0
1
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0
0
-
-
-
-
-
-
0
1
-
-
-
-
-
-
1
0
-
-
-
-
-
-
1
1
-
-
-
-
-
-
-
-
C9
C8
Register RD7 – EXT_TEMP High Limit 1 Settings [7:0].
Register RD7
D7
D6
D5
D4
C7
C6
C5
C4
Register RE0, E2, E4, E6, E8, EA – Channel A, B, C, CARD12, CARD3, CARD5 Off Limits [9:8].
Register RE0, E2, E4, E6, E8, EA
D7
D6
D5
D4
D3
D2
D1
-
-
-
-
-
C9
Register RE1, E3, E5, E7, E9, EB – Channel A, B, C, CARD12, CARD3, CARD5 Off Limits [7:0].
Register RE1 E3, E5, E7, E9, EB
D7
D6
D5
D4
D3
D2
D1
C7
C6
C5
C4
C3
C2
C1
D3
C3
D2
C2
D1
C1
D0
C0
Action
EXT_TEMP High Limit 2 Bits [7:0]
D0
C8
Action
Channel/CardX Off Limits [9:8]
D0
C0
Action
Channel/CardX Off Limits [7:0]
CONFIGURATION REGISTERS (CONTINUED)