
SMH4046
Preliminary Information
Summit Microelectronics, Inc
2082 1.7 08/23/04
35
Register R80, 88, 90, 98, A0, A8, B0, B8 – Channel A, B, C, CARD12V, CARD3V, CARD5V, VDD and 12VIN Limit
Triggers, Limit Bits [9:8].
Register R80, 88, 90, 98, A0, A8, B0, B8
D7
D6
D5
D4
D3
D2
D1
D0
0
-
-
-
-
-
-
-
1
-
-
-
-
-
-
-
-
0
-
-
-
-
-
-
-
1
-
-
-
-
-
-
-
-
0
-
-
-
-
-
-
-
1
-
-
-
-
-
-
-
-
0
-
-
-
-
-
-
-
1
-
-
-
-
-
-
0
0
-
-
-
-
-
-
0
1
-
-
-
-
-
-
1
0
-
-
-
-
-
-
1
1
-
-
-
-
-
-
-
-
C9
C8
Register R81, 89, 91, 99, A1, A9, B1, B9 – Channel A, B, C, CARD12V, CARD3V, CARD5V, VDD and 12VIN Limit
Settings [7:0].
Register R81, 89, 91, 99, A1, A9, B1, B9
D7
D6
D5
D4
D3
D2
D1
D0
C7
C6
C5
C4
C3
C2
C1
C0
Register R82, 8A, 92, 9A, A2, AA, B2, BA – Channel A, B, C, CARD12V, CARD3V, CARD5V, VDD and 12VIN
Limit Settings [9:8].
Register R82, 8A, 92, 9A, A2, AA, B2, BA
D7
D6
D5
D4
D3
D2
D1
D0
-
-
-
-
-
-
C9
C8
Register R83, 8B, 93, 9B, A3, AB, B3, BB– Channel A, B, C, CARD12V, CARD3V, CARD5V, VDD and 12VIN
Limit Settings [7:0].
Register R83, 8B, 93, 9B, A3, AB, B3, BB
D7
D6
D5
D4
D3
D2
D1
D0
C7
C6
C5
C4
C3
C2
C1
C0
Register R84, 8C, 94, 9C, A4, AC, B4, BC– Channel A, B, C, CARD12V, CARD3V, CARD5V, VDD and 12VIN
Limit Settings [9:8].
Register R84, 8C, 94, 9C, A4, AC, B4, BC
D7
D6
D5
D4
D3
D2
D1
D0
-
-
-
-
-
-
C9
C8
Action
Limit does not trigger a RST
Limit triggers a RST
Limit does not trigger an IRQ
Limit triggers an IRQ
Limit does not trigger a Power Down
Limit triggers a Power Down
Limit does not trigger a Forced Shutdown
Limit triggers a Forced Shutdown
Limit Consecutive Conversions for Fault = 1
Limit Consecutive Conversions for Fault = 2
Limit Consecutive Conversions for Fault = 4
Limit Consecutive Conversions for Fault = 6
Channel Low Limit 1 Bits [9:8]
Action
Channel Low Limit 1 Bits [7:0]
Action
Channel Low Limit 2 Bits [9:8]
Action
Channel Low Limit 2 Bits [7:0]
Action
Channel High Limit 1 Bits [9:8]
CONFIGURATION REGISTERS (CONTINUED)