- 您現在的位置：買賣IC網 > PDF目錄385049 > XC161CJ-16F (INFINEON TECHNOLOGIES AG) 16-Bit Single-Chip Microcontroller with C166SV2 Core PDF資料下載
參數資料
| 型號： | XC161CJ-16F |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | 16-Bit Single-Chip Microcontroller with C166SV2 Core |
| 中文描述： | 16位單片機與C166SV2核心 |
| 文件頁數： | 46/87頁 |
| 文件大?。?/td> | 807K |
| 代理商： | XC161CJ-16F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁
XC161-16
Derivatives
Functional Description
Data Sheet
44
V2.3, 2006-03
3.12
Serial Data Link Module (SDLM)
The Serial Data Link Module (SDLM) provides serial communication on a J1850 type
multiplexed serial bus via an external J1850 bus transceiver. The module conforms to
the SAE Class B J1850 specification for variable pulse width modulation (VPW).
General SDLM Features:
Compliant to the SAE Class B J1850 specification (VPW)
Class 2 protocol fully supported
Variable Pulse Width (VPW) operation at 10.4 kbit/s
High Speed 4X operation at 41.6 kbit/s
Programmable Normalization Bit
Programmable Delay for transceiver interface
Digital Noise Filter
Power Down mode with automatic wake-up support upon bus activity
Single Byte Header and Consolidated Header supported
CRC generation and checking
Receive and transmit Block Mode
Data Link Operation Features:
11-Byte Transmit Buffer
Double buffered 11-Byte receive buffer (optional overwrite enable)
Support for In Frame Response (IFR) types 1, 2 and 3
Transmit and Receiver Message Buffers configurable for either FIFO or Byte mode
Advanced Interrupt Handling with 8 separately enabled sources:
– Error, format or bus shorted
– CRC error
– Lost Arbitration
– Break received
– In-Frame-Response request
– Header received
– Complete message received
– Transmit successful
Automatic IFR transmission (Types 1 and 2) for 3-Byte consolidated headers
User configurable clock divider
Bus status flags (IDLE, EOF, EOD, SOF, Tx and Rx in progress)
Note: When the SDLM is used with the interface lines assigned to Port 4, the segment
address output on Port 4 must be limited. CS lines can be used to increase the
total amount of addressable external memory.
相關PDF資料 |
PDF描述 |
|---|---|
| XC161CJ | 16-Bit Single-Chip Microcontroller |
| XC161CS-32F | 16-Bit Single-Chip Microcontroller with C166SV2 Core |
| XC164-32F | 16-Bit Single-Chip Microcontroller with C166SV2 Core |
| XC164CM | 16-bit Microcontroller |
| XC164CS | 16-Bit Single-Chip Microcontroller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XC161CJ-16F_06 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller with C166SV2 Core |
| XC161CJ16F40FBBFXQMA1 | 制造商:Infineon Technologies AG 功能描述:16 BIT FLASH - Trays |
| XC161CJ16F40FBBFXUMA1 | 制造商:Infineon Technologies AG 功能描述:MCU 16-BIT XC166 CISC/DSP/RISC 128KB FLASH 2.5V/5V 144-PIN TQFP 制造商:Infineon Technologies AG 功能描述:16 BIT FLASH - Tape and Reel 制造商:Infineon Technologies AG 功能描述:IC MCU 16BIT 128KB FLSH 144TQFP |
| XC161CJ16F40FBBKXUMA1 | 制造商:Infineon Technologies AG 功能描述:MCU 16-BIT XC166 CISC/DSP/RISC 128KB FLASH 2.5V/5V 144-PIN TQFP 制造商:Infineon Technologies AG 功能描述:IC MCU 16BIT 128KB TQFP-144-19 |
| XC161CS-32F | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller with C166SV2 Core |
發(fā)布緊急采購，3分鐘左右您將得到回復。