參數(shù)資料
型號(hào): TMX320C6413GTSA400
廠商: Texas Instruments, Inc.
英文描述: Aluminum Electrolytic Radial Leaded General Purpose Capacitor; Capacitance: 100uF; Voltage: 50V; Case Size: 8x11.5 mm; Packaging: Bulk
中文描述: 定點(diǎn)數(shù)字信號(hào)處理器
文件頁(yè)數(shù): 44/140頁(yè)
文件大?。?/td> 1958K
代理商: TMX320C6413GTSA400
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)
Device Configurations
44
April 2004
Revised May 2005
SPRS247E
3
Device Configurations
On the C6413/C6410 device, bootmode and certain device configurations/peripheral selections are
determined at device reset, while other device configurations/peripheral selections are software-configurable
via the peripheral configurations register (PERCFG) [address location 0x01B3F000] after device reset.
3.1
Device Configuration at Device Reset
Table 3
1 describes the C6413/C6410 device configuration pins. The logic level of the AEA[22:19],
TOUT1/LENDIAN, TOUT0/HPI_EN, and HD5 pins is latched at reset to determine the device configuration.
The logic level on the device configuration pins can be set by using external pullup/pulldown resistors or by
using some control device (e.g., FPGA/CPLD) to intelligently drive these pins. When using a control device,
care should be taken to ensure there is no contention on the lines when the device is out of reset. The
CLKINSEL and OSC_DIS configuration pins should remain driven to the correct levels during device operation
and must only be changed when RESET is low. The device configuration pins are sampled during reset and
are driven after the reset is removed. At this time, the control device should ensure it has stopped driving the
device configuration pins of the DSP to again avoid contention.
Table 3
1. C6413/C6410 Device Configuration Pins (
TOUT1/
LENDIAN, AEA[22:19],
TOUT0/
HPI_EN,
HD5, CLKINSEL, and OSC_DIS)
CONFIGURATION
PIN
NO.
IPD/IPU
FUNCTIONAL DESCRIPTION
TOUT1/
LENDIAN
AA1
IPU
Device Endian mode (LEND)
0
System operates in Big Endian mode
1
System operates in Little Endian mode (default)
AEA[22:21]
[M21,
N21]
IPD
Bootmode [1:0]
00 –
01
10
11
No boot (default mode)
HPI boot (based on HPI_EN pin)
Reserved
EMIFA 8-bit ROM boot
AEA[20:19]
[P22,
N22]
IPD
EMIFA input clock select
Clock mode select for EMIFA (AECLKIN_SEL[1:0])
00 –
AECLKIN (default mode)
01
CPU/4 Clock Rate
10
CPU/6 Clock Rate
11
Reserved
HPI, McASP1, GP0[15:8] select
Selects whether the HPI peripheral or McASP1 peripheral, and GP0[15:8] pins are
functionally enabled
0
HPI is enabled and the McASP1 peripheral and GP0 [15:8] pins are disabled
(default mode);
[HPI32, if HD5 = 1; HPI16 if HD5 = 0]
1
HPI I is disabled and the McASP1 peripheral and GP0 [15:8] pins are enabled
For more detail on the peripherals (McASP1 and GP0[15:8] pins) muxed with HPI, see the
Table 3
2.
HPI peripheral bus width (HPI_WIDTH) select
0
HPI operates as an HPI16.
(HPI bus is 16 bits wide. HD[15:0] pins are used for HPI and the remaining
HD[31:16] muxed
pins function as McASP1 peripheral pins or are reserved pins in the Hi-Z state.)
1
HPI operates as an HPI32.
(HPI bus is 32 bits wide. All HD[31:0] pins are used for host-port operations.)
For more detail on the peripherals (McASP1 and GP0[15:8] pins) muxed with HPI, see the
Table 3
2.
TOUT0/
HPI_EN
AA2
IPD
HD5
Y13
IPU
相關(guān)PDF資料
PDF描述
TMP320C6413GTSA400 Fixed-Point Digital Signal Processors
TMX320C6413GTSA500 Fixed-Point Digital Signal Processors
TMP320C6413GTSA500 Fixed-Point Digital Signal Processors
TMX320C6413GTS Fixed-Point Digital Signal Processors
TMP320C6413GTS400 Fixed-Point Digital Signal Processors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320C6413GTSA500 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMX320C6413ZTS400 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMX320C6413ZTS500 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMX320C6413ZTSA400 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMX320C6413ZTSA500 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors