
32-Bit System-on-Chip
LH7A404
Advance Data Sheet
7
AB10 PD0/LCDVD8
GPIO Port D and LCD Video Data Interface
16 mA
AA10 PD1/LCDVD9
Y10
W10
AB11 PD4/LCDVD12
AA11 PD5/LCDVD13
Y11
PD6/LCDVD14
AB12 PD7/LCDVD15
AA8
PE0/LCDVD4
AA9
PE1/LCDVD5
Y9
PE2/LCDVD6
W9
PE3/LCDVD7
C4
PE4
A3
PE5
B3
PE6
A2
PE7
L13
PF0
K13
PF1
L12
PF2
K12
PF3
J12
PF4
K11
PF5/SCIDETECT
C10
PF6
A9
PF7
W4
PG0/nCFOE
AA1
PG1/nCFWE
AA2
PG2/nCFIORD
AB1
PG3/nCFIOWR
AB2
PG4/nCFREG
AA3
PG5/nCFCE1
AB3
PG6/nCFCE2
Y3
PG7/PCDIR
AB4
PH0/CFRESETA
PH1/CFA8/CFA24/
CFRESETB
Y4
PH2/nCFENA
AB5
PH3/CFA9/CFA25/nCFENB GPIO Port H/Compact Flash Address Bit 9/PCMCIA1 Address Bit 25/PCMCIA2 Enable B
AA5
PH4/nCFWAIT/nCFWAITA
GPIO Port H/Compact Flash WAIT Signal/PCMCIA WAIT A
W5
PH5/CFA10/nCFWAITB
GPIO Port H/Compact Flash Address Bit 10/PCMCIA2 WAIT B
AB6
PH6/AC97RESET
GPIO Port H/AC97 reset
Y6
PH7/nCFSTATEN
GPIO Port H/Compact Flash Status Read Enable
U3
LCDFP/LCDSPS
LCD Frame Pulse / HR-TFT Reset Row Driver Counter
V1
LCDLP/LCDHRLP
LCD Linepulse / HR-TFT Latch Pulse
U4
LCDCLS
HR-TFT Clock for Row Drivers
V2
LCDSPL
HR-TFT Start Pulse Left for reverse scanning
V3
LCDUBL
HR-TFT Up, Down signal for reverse scanning
V4
LCDSPR
HR-TFT Start Pulse Right for normal scanning
W1
LCDLBR
HR-TFT Output for reverse scanning
PD2/LCDVD10
PD3/LCDVD11
GPIO Port E and LCD Video Data Interface
16 mA
GPIO Port E
16 mA
GPIO Port F and Smart Card Interface. Can be used for external interrupts.
Interrupts can be level or edge triggered and are internally debounced.
8 mA
GPIO Port G/Compact Flash Output Enable
GPIO Port G/Compact Flash Write Enable
GPIO Port G/Compact Flash I/O read strobe
GPIO Port G/Compact Flash I/O write strobe
GPIO Port G/Compact Flash Register memory access
GPIO Port G/Compact Flash Chip Enable 1
GPIO Port G/Compact Flash Chip Enable 2
GPIO Port G/PC Card Direction
GPIO Port H/Compact Flash Reset A
8 mA
8 mA
8 mA
8 mA
8 mA
8 mA
8 mA
8 mA
8 mA
AA4
GPIO Port H/Compact Flash Address Bit 8/PCMCIA1 Address Bit 24/PCMCIA2 Reset B
8 mA
GPIO Port H/Compact Flash Enable A
8 mA
8 mA
8 mA
8 mA
8 mA
8 mA
16 mA
16 mA
16 mA
16 mA
16 mA
16 mA
16 mA
Table 1. Functional Pin List (Cont’d)
BGA
SIGNAL
DESCRIPTION
OUTPUT
DRIVE