
139
For channel A, a user break trap occurs when ASID = H'80 and a longword read is performed at
address H'00123454, a word read is performed at address H'00123456, or a byte read is
performed at address H'00123456.
For channel B, a user break trap occurs when ASID = H'70 and H'A512 is written anywhere in
addresses H'000AB000 to H'000ABFFE.
4. Instruction fetch cycle break condition setting (example of setting error)
BRCR = H'0000: Independent channel A and B conditions, pre-execution for channel A, pre-
execution for channel B
Channel A:
BASRA = H'80:
BARA = H'00027128
BAMRA = H'00:
BBRA = H'001A:
ASID H'80
Address H'00027128
Address mask H'00
Bus cycle, instruction fetch (pre-execution),
write, word
Channel B:
BASRB = H'70:
BARB = H'00031415
BAMRB = H'00:
BBRB = H'0014:
ASID H'70
Address H'00031415
Address mask H'00
Bus cycle, instruction fetch (pre-execution),
read, (operand size not included in conditions)
Data H'00000000
BDRB = H'00000000:
BDMRB = H'00000000: Data mask H'00000000
For channel A, a user break trap does not occur since an instruction fetch is not a write cycle.
For channel B, a user break trap does not occur since an instruction fetch is performed on an
even address.
7.3.6
Cautions
1. If pre-execution is specified for one channel and post-execution for the other for the same
address, a pre-execution break will be generated but the condition match flag will be set for
both channels.
2. Do not set consecutive PC breaks for a delayed branch instruction and a delay slot instruction.
3. If a PC break (post-execution condition) is set for the TRAPA instruction, the condition match
flag will be set but a break will not be executed. The TRAP instruction will be processed
correctly.
4. If data access (address + data) is set as a break condition, and an exception is generated by the
instruction (including the delay slot for a delayed branch instruction) following that at which
that break condition was matched, the condition match flag will be set but a break will not be
executed. The exception generated after the break will be processed correctly.