
Rev. 4.00, 03/04, page x of xlvi
Item
Page
Revision (See Manual for Details)
2.4.1 Instruction Set
Classified by Function
Table 2.10 System Control
Instructions
41 to
43
Table 2.10 amended
Instruction
Operation
Code
Privileged
Mode
Cycles
T Bit
CLRMAC
0
→
MACH, MACL
0000000000101000
—
1
—
CLRS
0
→
S
0000000001001000
—
1
—
CLRT
0
→
T
0000000000001000
—
1
0
LDC
Rm,SR
Rm
→
SR
0100mmmm00001110
√
5
LSB
LDC
Rm,GBR
Rm
→
GBR
0100mmmm00011110
—
√
√
√
√
√
√
√
√
√
√
√
√
3
—
LDC
Rm,VBR
Rm
→
VBR
0100mmmm00101110
3
—
LDC
Rm,SSR
Rm
→
SSR
0100mmmm00111110
3
—
LDC
Rm,SPC
Rm
→
SPC
0100mmmm01001110
3
—
LDC
Rm,R0_BANK
Rm
→
R0_BANK
0100mmmm10001110
3
—
LDC
Rm,R1_BANK
Rm
→
R1_BANK
0100mmmm10011110
3
—
LDC
Rm,R2_BANK
Rm
→
R2_BANK
0100mmmm10101110
3
—
LDC
Rm,R3_BANK
Rm
→
R3_BANK
0100mmmm10111110
3
—
LDC
Rm,R4_BANK
Rm
→
R4_BANK
0100mmmm11001110
3
—
LDC
Rm,R5_BANK
Rm
→
R5_BANK
0100mmmm11011110
3
—
LDC
Rm,R6_BANK
Rm
→
R6_BANK
0100mmmm11101110
3
—
LDC
Rm,R7_BANK
Rm
→
R7_BANK
0100mmmm11111110
3
—
LDC.L @Rm+,SR
(Rm)
→
SR, Rm + 4
→
Rm
0100mmmm00000111
7
LSB
LDC.L @Rm+,GBR
(Rm)
→
GBR, Rm + 4
→
Rm
0100mmmm00010111
—
5
—
LDC.L @Rm+,VBR
(Rm)
→
VBR, Rm + 4
→
Rm
0100mmmm00100111
√
√
√
√
5
—
LDC.L @Rm+,SSR
(Rm)
→
SSR, Rm + 4
→
Rm
0100mmmm00110111
5
—
LDC.L @Rm+,SPC
(Rm)
→
SPC, Rm + 4
→
Rm
0100mmmm01000111
5
—
LDC.L @Rm+,
R0_BANK
(Rm)
→
R0_BANK,
Rm + 4
→
Rm
0100mmmm10000111
5
—
LDC.L @Rm+,
R1_BANK
(Rm)
→
R1_BANK,
Rm + 4
→
Rm
0100mmmm10010111
√
5
—
LDC.L @Rm+,
R2_BANK
(Rm)
→
R2_BANK,
Rm + 4
→
Rm
0100mmmm10100111
√
5
—
LDC.L @Rm+,
R3_BANK
(Rm)
→
R3_BANK,
Rm + 4
→
Rm
0100mmmm10110111
√
5
—
LDC.L @Rm+,
R4_BANK
(Rm)
→
R4_BANK,
Rm + 4
→
Rm
0100mmmm11000111
√
5
—
LDC.L @Rm+,
R5_BANK
(Rm)
→
R5_BANK,
Rm + 4
→
Rm
0100mmmm11010111
√
5
—
LDC.L @Rm+,
R6_BANK
(Rm)
→
R6_BANK,
Rm + 4
→
Rm
0100mmmm11100111
√
5
—
LDC.L @Rm+,
R7_BANK
(Rm)
→
R7_BANK,
Rm + 4
→
Rm
0100mmmm11110111
√
5
—
PREF
@Rm
(Rm)
→
cache
0000mmmm10000011
—
2
—
STC.L SR,@
–
Rn
Rn–4
→
Rn, SR
→
(Rn)
0100nnnn00000011
√
2
—
STC.L GBR,@
–
Rn
Rn–4
→
Rn, GBR
→
(Rn)
0100nnnn00010011
—
√
√
√
2
—
STC.L VBR,@
–
Rn
Rn–4
→
Rn, VBR
→
(Rn)
0100nnnn00100011
2
—
STC.L SSR,@
–
Rn
Rn–4
→
Rn, SSR
→
(Rn)
0100nnnn00110011
2
—
STC.L SPC,@
–
Rn
Rn–4
→
Rn, SPC
→
(Rn)
0100nnnn01000011
2
—
TRAPA #imm
PC
→
SPC, SR
→
SSR,
imm
→
TRA
11000011iiiiiiii
—
8
—
2.4.2 Instruction Code Map
Table 2.11 Instruction Code
Map
45
Table 2.11 amended
Instruction Code
Fx: 0000
Fx: 0001
Fx: 0010
Fx: 0011 to 1111
MSB
LSB
MD: 00
MD: 01
MD: 10
MD: 11
0000
Rn
Fx
0000
0000
Rn
Fx
0001
0000
Rn
00MD 0010 STC
SR,Rn
STC GBR,Rn
STC VBR,Rn
STC SSR,Rn
0000
Rn
01MD 0010 STC
SPC,Rn
0000
Rn
10MD 0010 STC
R0_BANK,Rn
STC
R1_BANK,Rn
STC
R2_BANK,Rn
STC
R3_BANK,Rn
0000
Rn
11MD 0010 STC
R4_BANK,Rn
STC
R5_BANK,Rn
STC
R6_BANK,Rn
STC
R7_BANK,Rn
0000
Rm
00MD 0011 BSRF
Rm
BRAF
Rm
0000
Rm
10MD 0011 PREF
@Rm
0000
Rn
Rm
01MD MOV.B
Rm,@(R0,Rn)
MOV.W
Rm,@(R0,Rn)
MOV.L
Rm,@(R0,Rn)
MUL.L
Rm,Rn