
Rev. 2.0, 09/02, page xxxi of xxxviii
Figure 20.1 Mask ROM Block Diagram.....................................................................................595
Section 22 Hitachi User Debug Interface (H-UDI)
Figure 22.1 H-UDI Block Diagram............................................................................................600
Figure 22.2 Data Input/Output Timing Chart (1)........................................................................606
Figure 22.3 Data Input/Output Timing Chart (2)........................................................................607
Figure 22.4 Data Input/Output Timing Chart (3)........................................................................607
Figure 22.5 Serial Data Input/Output..........................................................................................609
Section 23 Advanced User Debugger (AUD)
Figure 23.1 AUD Block Diagram...............................................................................................612
Figure 23.2 Example of Data Output (32-Bit Output)................................................................616
Figure 23.3 Example of Output in Case of Successive Branches...............................................616
Figure 23.4 AUDATA Input Format ..........................................................................................617
Figure 23.5 Example of Read Operation (Byte Read)................................................................618
Figure 23.6 Example of Write Operation (Longword Write) .....................................................618
Figure 23.7 Example of Error Occurrence (Longword Read).....................................................618
Section 24 Power-Down Modes
Figure 24.1 NMI Timing in Software Standby Mode (Application Example) ...........................631
Section 26 Electrical Characteristics
Figure 26.1 Output Load Circuit.................................................................................................669
Figure 26.2 System Clock Timing..............................................................................................670
Figure 26.3 EXTAL Clock Input Timing ...................................................................................671
Figure 26.4 Oscillation Settling Time.........................................................................................671
Figure 26.5 Reset Input Timing..................................................................................................673
Figure 26.6 Interrupt Signal Input Timing..................................................................................673
Figure 26.7 Interrupt Signal Output Timing...............................................................................674
Figure 26.8 Bus Release Timing.................................................................................................674
Figure 26.9 Basic Cycle (No Waits)...........................................................................................676
Figure 26.10 Basic Cycle (One Software Wait)..........................................................................677
Figure 26.11 Basic Cycle (Two Software Waits + Waits by WAIT Signal) ..............................678
Figure 26.12
DREQ0
,
DREQ1
Input Timing (1)........................................................................679
Figure 26.13
DREQ0
,
DREQ1
Input Timing (2)........................................................................680
Figure 26.14 DRAK Output Delay Time....................................................................................680
Figure 26.15 MTU Input/Output timing.....................................................................................681
Figure 26.16 MTU Clock Input Timing.......................................................................................681
Figure 26.17 I/O Port Input/Output timing.................................................................................682
Figure 26.18 WDT Timing.........................................................................................................683
Figure 26.19 SCI Input Timing...................................................................................................684
Figure 26.20 SCI Input/Output Timing.......................................................................................685
Figure 26.21 I
2
C Bus Interface Timing.......................................................................................687
Figure 26.22
POE
Input/Output Timing.....................................................................................687
Figure 26.23 External Trigger Input Timing...............................................................................688