
Rev. 2.0, 09/02, page 133 of 732
Bit
Bit Name Initial Value R/W
Description
13
12
IW21
IW20
1
1
R/W
R/W
Idle cycles in CS2 space cycles
These bits insert idle cycles when the write cycle to the
CS2 space comes after read access to the CS2 space, or
when continuous access is made to different CS spaces
after read access to the CS2 space.
00: No idle cycle inserted after access to the CS2 space
01: One idle cycle inserted after access to the CS2 space
10: Two idle cycles inserted after access to the CS2 space
11: Three idle cycles inserted after access to the CS2
space
11
10
IW11
IW10
1
1
R/W
R/W
Idle cycles in CS1 space cycles
These bits insert idle cycles when the write cycle to the
CS1 space comes after read access to the CS1 space, or
when continuous access is made to different CS spaces
after read access to the CS1 space.
00: No idle cycle inserted after access to the CS1 space
01: One idle cycle inserted after access to the CS1 space
10: Two idle cycles inserted after access to the CS1 space
11: Three idle cycles inserted after access to the CS1
space
9
8
IW01
IW00
1
1
R/W
R/W
Idle cycles in CS0 space cycles
These bits insert idle cycles when the write cycle to the
CS0 space comes after read access to the CS0 space, or
when continuous access is made to different CS spaces
after read access to the CS0 space.
00: No idle cycle inserted after access to the CS0 space
01: One idle cycle inserted after access to the CS0 space
10: Two idle cycles inserted after access to the CS0 space
11: Three idle cycles inserted after access to the CS0
space