
Rev. 2.0, 09/02, page xvii of xxxviii
13.8.5 Receive Error Flags and Transmit Operations
(Clocked Synchronous Mode Only).....................................................................409
13.8.6 Constraints on DMAC and DTC Use...................................................................409
13.8.7 Cautions on Clocked Synchronous External Clock Mode...................................409
13.8.8 Caution on Clocked Synchronous Internal Clock Mode......................................409
Section 14 I
14.1
Features.............................................................................................................................411
14.2
Input/Output Pins..............................................................................................................413
14.3
Description of Registers....................................................................................................414
14.3.1 I
14.3.2 Slave-Address Register (SAR).............................................................................416
14.3.3 Second Slave-Address Register (SARX).............................................................417
14.3.4 I
14.3.5 I
14.3.6 I
14.3.7 Serial Control Register X (SCRX).......................................................................434
14.4
Operation...........................................................................................................................435
14.4.1 I
14.4.2 Operations in Master Transmission .....................................................................437
14.4.3 Operations in Master Reception...........................................................................440
14.4.4 Operations in Slave Reception.............................................................................442
14.4.5 Operations in Slave Transmission........................................................................445
14.4.6 Timing for Setting IRIC and the Control of SCL.................................................447
14.4.7 Noise Canceller....................................................................................................448
14.4.8 DTC Operation.....................................................................................................449
14.4.9 Using the Interface: Some Examples...................................................................450
14.5
Usage Notes......................................................................................................................453
2
C Bus Interface (IIC) Option........................................................ 411
2
C Bus Data Register (ICDR) .............................................................................414
2
C Bus Mode Register (ICMR)...........................................................................418
2
C Bus Control Register (ICCR).........................................................................421
2
C Bus Status Register (ICSR)............................................................................429
2
C Bus Data Formats...........................................................................................435
Section 15 A/D Converter................................................................................. 463
15.1
Features.............................................................................................................................463
15.2
Input/Output Pins..............................................................................................................465
15.3
Register Description..........................................................................................................466
15.3.1 A/D Data Registers 0 to 7 (ADDR0 to ADDR7).................................................466
15.3.2 A/D Control/Status Register_0 to 1 (ADCSR_0 to ADCSR_1)..........................467
15.3.3 A/D Control Register_0 to 1 (ADCR_0 to ADCR_1) .........................................468
15.3.4 A/D Trigger Select Register (ADTSR)................................................................470
15.4
Operation...........................................................................................................................471
15.4.1 Single Mode.........................................................................................................471
15.4.2 Continuous Scan Mode........................................................................................471
15.4.3 Single-Cycle Scan Mode......................................................................................472
15.4.4 Input Signal Sampling and A/D Conversion Time ..............................................472
15.4.5 A/D Converter Activation by MTU.....................................................................474