- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374747 > SDA 5252 (SIEMENS AG) TVTEXT 8-Bit Microcontroller(ROM-Versions )(TV視頻的8位微控制器（含ROM 型 ）) PDF資料下載
參數(shù)資料
| 型號(hào)： | SDA 5252 |
| 廠商： | SIEMENS AG |
| 英文描述： | TVTEXT 8-Bit Microcontroller(ROM-Versions )(TV視頻的8位微控制器（含ROM 型 ）) |
| 中文描述： | TVTEXT 8位微控制器（ROM的版本）（電視視頻的8位微控制器（含光盤(pán)型）） |
| 文件頁(yè)數(shù)： | 95/143頁(yè) |
| 文件大?。?/td> | 1050K |
| 代理商： | SDA 5252 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)當(dāng)前第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)
SDA 525x
Semiconductor Group
95
1998-04-08
6.3.10.3
Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are
transmitted/ received: 8 data bits (LSB first).
Figure 28
shows a simplified functional diagram of the serial port in mode 0, and
associated timing.
Transmission is initiated by any instruction that uses SBUF as a destination register. The
“write-to SBUF” signal also loads a 1 into the 9th bit position of the transmit shift register
and tells the TX-control block to commence a transmission. The internal timing is such
that one full machine cycle will elapse between “write-to-SBUF” and activation of SEND.
SEND enables the output of the shift register to the alternate output function line of P3.6,
and also enables SHIFT CLOCK to the alternate output function, line of P3.7. At the end
of every machine cycle in which SEND is active, the contents of the transmit shift register
is shifted one position to the right.
As data bits shift out to the right, zeros come in from the left. When the MSB of the data
byte is at the output position of the shift register, then the 1 that was initially loaded into
the 9th position, is just left of the MSB, and all positions to the left of that contain zeros.
This condition flags the TX-control block to do one last shift and then deactivate SEND
and set Tl. Both of these actions occur in the 10th machine cycle after “write-to-SBUF”.
Reception is initiated by the condition REN = 1 and Rl = 0. At the end of the next
machine cycle, the RX-control unit writes the bits ‘1111 1110’ to the receive shift register,
and the next clock phase activates RECEIVE.
RECEIVE enables SHIFT CLOCK to the alternate output function line of P3.7. At the end
of every machine cycle in which RECEIVE is active, the contents of the Receive Shift
register are shifted one position to the left. The value that comes in from the right is the
value that was sampled at the P3.6 pin in the same machine cycle.
As data bits come in from the right, 1 s shift out to the left. When the 0 that was initially
loaded into the rightmost position arrives at the leftmost position in the shift register, it
flags the RX-control block to do one last shift and load SBUF. In the 10th machine cycle
after the write to SCON that cleared Rl, RECEIVE is cleared and Rl is set.
More about Mode 0
6.3.10.4
Ten bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data
bits (LSB first) and a stop bit (1). On reception, the stop bit goes into RB8 in SCON.
The baud rate is determined by the timer 1 overflow rate.
Figure 30
shows a simplified functional diagram of the serial port in mode 1, and
associated timings for transmit and receive.
Transmission is initiated by any instruction that uses SBUF as a destination register. The
“write-to SBUF” signal also loads a ‘1’ into the 9th bit position of the transmit shift register
and flags the TX- control block that a transmission is requested. Transmission actually
More about Mode 1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SDA 5254 | TVTEXT 8-Bit Microcontroller(ROM-Versions )(TV視頻的8位微控制器（含ROM 型 ）) |
| SDA5254M | ICs for Consumer Electronics |
| SDA525X | ICs for Consumer Electronics |
| SDA 5250 | TVTEXT 8-Bit Microcontroller(ROMLess-Versions )(TV視頻的8位微控制器（無(wú)ROM 型 ）) |
| SDA 5255 | TVTEXT 8-Bit Microcontroller(ROM-Versions )(TV視頻的8位微控制器（含ROM 型 ）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SDA5252-2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics |
| SDA5252M | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics |
| SDA5252M-2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics |
| SDA5254 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics |
| SDA5254-2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。