參數(shù)資料
型號(hào)： SDA 5252
廠商： SIEMENS AG
英文描述： TVTEXT 8-Bit Microcontroller(ROM-Versions )(TV視頻的8位微控制器（含ROM 型 ）)
中文描述： TVTEXT 8位微控制器（ROM的版本）（電視視頻的8位微控制器（含光盤型））
文件頁數(shù)： 87/143頁
文件大?。?/td> 1050K
代理商： SDA 5252
SDA 525x
Semiconductor Group
87
1998-04-08
6.3.8
To protect the systems against software upset, the user's program has to clear this
watchdog within a previously programmed time period. If the software fails to do this
periodical refresh of the watchdog timer, an internal hardware reset will be initiated. The
software can be designed so that the watchdog times out if the program does not work
properly.
The watchdog timer is a 15-bit timer, which is incremented by a count rate of either
f
CYCLE
/2 or
f
CYCLE
/128. The latter is enabled by setting bit WDTREL.7. Note, that
f
CYCLE
can be
f
Quarz
/12 for CDC = 1 or
f
Quarz
/6 for CDC = 0 (see
Chapter “Advanced Function
Register” on page 115
). Immediately after start, the watchdog timer is initialized to the
reload value programmed to WDTREL.0 – WDTREL.6. After an external reset register
WDTREL is cleared to 00
H
. The lower seven bits of WDTREL can be loaded by software
at any time.
The watchdog timer is started by software by setting bit SWDT in special function
register WDCON (bit 6). If the counter is stopped, and WDTREL is loaded with a new
value, WDTH (high-byte of the watchdog timer) is updated immediately. WDTL (low-byte
of the watchdog timer) is always zero, if the counter is stopped. Once started the
watchdog timer cannot be stopped by software but can only be refreshed to the reload
value by first setting bit WDT (AFR.6) and by the next instruction setting SWDT
(WDCON.6). Bit WDT will automatically be cleared during the third machine cycle after
having been set. This double instruction refresh of the watchdog timer is implemented to
minimize the chance of an unintentional reset of the watchdog.
If the software fails to clear the watchdog in time, an internally generated watchdog reset
is entered at the counter state 7FFF
H
. The duration of the reset signal then depends on
the prescaler selection. This internal reset differs from an external reset only in so far as
the watchdog timer is not disabled and bit WDTS (WDCON.7) is set. Bit WDTS allows
the software to examine from which source the reset was activated. The watchdog timer
status flag can also be cleared by software.
With WDTREL = 80
H
and an oscillator frequency of 18 MHz the maximum time period is
about 0.7 s for CDC = 0 and about 1.4 s for CDC = 1.
Watchdog Timer
相關(guān)PDF資料
PDF描述
SDA 5254 TVTEXT 8-Bit Microcontroller(ROM-Versions )(TV視頻的8位微控制器（含ROM 型 ）)
SDA5254M ICs for Consumer Electronics
SDA525X ICs for Consumer Electronics
SDA 5250 TVTEXT 8-Bit Microcontroller(ROMLess-Versions )(TV視頻的8位微控制器（無ROM 型 ）)
SDA 5255 TVTEXT 8-Bit Microcontroller(ROM-Versions )(TV視頻的8位微控制器（含ROM 型 ）)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SDA5252-2 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics
SDA5252M 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics
SDA5252M-2 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics
SDA5254 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics
SDA5254-2 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*