Input Value of Pins During POR" />
參數(shù)資料
型號(hào)： SC5554MVR132
廠(chǎng)商： Freescale Semiconductor
文件頁(yè)數(shù)： 5/58頁(yè)
文件大?。?/td> 0K
描述： MCU MPC5554 DP ONLY 416-PBGA
標(biāo)準(zhǔn)包裝： 200
系列： MPC55xx Qorivva
核心處理器： e200z6
芯體尺寸： 32-位
速度： 132MHz
連通性： CAN，EBI/EMI，SCI，SPI
外圍設(shè)備： DMA，POR，PWM，WDT
輸入/輸出數(shù)： 256
程序存儲(chǔ)器容量： 2MB（2M x 8）
程序存儲(chǔ)器類(lèi)型： 閃存
RAM 容量： 64K x 8
電壓 - 電源 (Vcc/Vdd)： 1.35 V ~ 1.65 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 40x12b
振蕩器型： 外部
工作溫度： -40°C ~ 125°C
封裝/外殼： 416-TBGA
包裝： 托盤(pán)
Electrical Characteristics
MPC5554 Microcontroller Data Sheet, Rev. 4
Freescale Semiconductor
13
3.7.1
Input Value of Pins During POR Dependent on VDD33
When powering up the device, VDD33 must not lag the latest VDDSYN or RESET power pin (VDDEH6) by
more than the VDD33 lag specification listed in Table 6, spec 8. This avoids accidentally selecting the
bypass clock mode because the internal versions of PLLCFG[0:1] and RSTCFG are not powered and
therefore cannot read the default state when POR negates. VDD33 can lag VDDSYN or the RESET power
pin (VDDEH6), but cannot lag both by more than the VDD33 lag specification. This VDD33 lag specification
applies during power up only. VDD33 has no lead or lag requirements when powering down.
3.7.2
Power-Up Sequence (VRC33 Grounded)
The 1.5 V VDD power supply must rise to 1.35 V before the 3.3 V VDDSYN power supply and the RESET
power supply rises above 2.0 V. This ensures that digital logic in the PLL for the 1.5 V power supply does
not begin to operate below the specified operation range lower limit of 1.35 V. Because the internal 1.5 V
POR is disabled, the internal 3.3 V POR or the RESET power POR must hold the device in reset. Since
they can negate as low as 2.0 V, VDD must be within specification before the 3.3 V POR and the RESET
POR negate.
Figure 3. Power-Up Sequence (VRC33 Grounded)
3.7.3
Power-Down Sequence (VRC33 Grounded)
The only requirement for the power-down sequence with VRC33 grounded is if VDD decreases to less than
its operating range, VDDSYN or the RESET power must decrease to less than 2.0 V before the VDD power
increases to its operating range. This ensures that the digital 1.5 V logic, which is reset only by an ORed
POR and can cause the 1.5 V supply to decrease less than its specification value, resets correctly. See
Table 6, footnote 1.
VDDSYN and RESET Power
VDD
2.0 V
1.35 V
VDD must reach 1.35 V before VDDSYN and the RESET power reach 2.0 V
相關(guān)PDF資料
PDF描述
SCC2681AE1A44,529 IC UART DUAL 44-PLCC
SCC2691AC1N24,129 IC UART 24-DIP
SCC2692AC1N28,602 IC DUART 28-DIP
SCC2698BC1A84,512 IC UART OCTAL ENHANCED 84-PLCC
SCC68681C1N40,112 IC DUART 40DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC5554MZP112 制造商:Freescale Semiconductor 功能描述:MPC5554, 84M68C, DP ONLY - Trays
SC5554MZP112R2 制造商:Freescale Semiconductor 功能描述:MPC5554, 84M68C, DP ONLY - Tape and Reel
SC5554MZP132 制造商:Freescale Semiconductor 功能描述:32-BIT MPC55XX POWERPC RISC 2MB FLASH 1.8V/2.5V/3.3V/5V 416 - Trays
SC5554MZP132R2 制造商:Freescale Semiconductor 功能描述:MPC5554, 84M68C, DP ONLY - Tape and Reel
SC5565MVZ132 制造商:Freescale Semiconductor 功能描述:2MB FLASH W/ECC, 3 CANS - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*