參數(shù)資料
型號(hào): SAF82538
廠商: INFINEON TECHNOLOGIES AG
英文描述: ICs for Communications
中文描述: 通信集成電路
文件頁(yè)數(shù): 47/253頁(yè)
文件大小: 2536K
代理商: SAF82538
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)當(dāng)前第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)
SAB 82538
SAF 82538
Semiconductor Group
47
Subsequent actions depend on the indicated interrupt group (similar to vector
mode 1):
If one of interrupt groups 0 to 2 is indicated, no reading of channel assigned interrupt
status registers is necessary; the corresponding interrupt indication is reset after the
INTA cycle has been finished.
If interrupt group 3 is indicated, the interrupt status registers ISR0_x and ISR1_x
which correspond to the requesting channel have to be examined. Version 1: in case
channel 7 is indicated the global status register GIS has to be evaluated for pending
channel and/or universal port interrupts. Version 2 upward: the “PI”-bit indicates a
pending parallel port interrupt separately from channel 7 interrupts.
The INT signal is reset when all interrupt indications are cleared (acknowledged). See
also exceptions in Daisy Chaining mode.
Note:
Contents of Global Interrupt Status register GIS are frozen after every interrupt
acknowledge cycle. Updating starts
– after the first read access to GIS after the interrupt vector has been output,
– after every read access to anyone of the channel assigned interrupt status
registers,
– during every INTA cycle.
Updating of channel assigned interrupt status registers ISR0_x and ISR1_x is only
prohibited during read access. Thus, status information may include indications of higher
priority even in case of group 3 interrupts (e.g. a timer interrupt TIN channel 5 triggers
an interrupt vector generation with group 3, channel 5 indication; before the service
routine is able to read ISR0_5 and ISR1_5, an RPF condition occurs for channel 5; the
current status information now includes TIN and RPF indication). This is implemented to
avoid wasting time with servicing of low level requests while an urgent request of that
channel is pending. This must be taken into consideration when designing the interrupt
service routine for group 3 interrupts.
Masked Interrupts Visible in Status Registers (Version 2 Upward)
The interrupt vector contains only one interrupt at a time: the interrupt displayed in this
vector results from a priority resolution among all
unmasked
active interrupt statuses.
The Global Interrupt Status register (GIS) points to interrupt status registers with active
interrupt indications. Register GIS should be evaluated if a pure interrupt polling scheme
is used.
In version 1 of ESCC8 only unmasked interrupt statuses may:
– generate an interrupt at pin INT,
– generate an interrupt vector,
– be visible in GIS, and
– be visible in the interrupt status registers ISR0_0..7, ISR1_0..7 and PISA..D.
相關(guān)PDF資料
PDF描述
SAB8282A Octal Latch
SAB8284B CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS
SAB8284B-P CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS
SAB8284B-1-P CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS
SAB8286 OCTAL BUS TRANSCEIVER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAF82538H-10 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:ICs for Communications
SAF82538H-10V3.3 制造商:Rochester Electronics LLC 功能描述:
SAFB105M35R202 制造商:SHARMA 制造商全稱(chēng):Sharma Electro Components,Inc 功能描述:Tantalum Capacitors
SAFB155M25R202 制造商:SHARMA 制造商全稱(chēng):Sharma Electro Components,Inc 功能描述:Tantalum Capacitors
SAFB225M20R202 制造商:SHARMA 制造商全稱(chēng):Sharma Electro Components,Inc 功能描述:Tantalum Capacitors