
November 2, 2004 pSRAM_Type07_13_A1
pSRAM Type 7
143
A d v a n c e i n f o r m a t i o n
Timing Diagrams
Read Timings
Note:
This timing diagram assumes CE2=H and WE#=H.
Figure 60. Read Timing #1 (Basic Timing)
Note:
This timing diagram assumes CE2=H and WE#=H.
Figure 61. Read Timing #2 (OE# Address Access
t
CE
VALID DATA OUTPUT
ADDRESS
CE1#
DQ
(Output)
OE#
t
CHZ
t
RC
t
OLZ
t
CHAH
t
CP
ADDRESS VALID
t
ASC
t
ASC
t
OHZ
t
OH
t
BHZ
LB#/ UB#
t
OE
t
BA
t
BLZ
t
CLZ
t
AA
VALID DATA OUTPUT
ADDRESS
CE1#
DQ
(Output)
t
OHZ
t
OE
t
RC
t
OLZ
ADDRESS VALID
VALID DATA OUTPUT
ADDRESS VALID
t
RC
t
OH
t
OH
OE#
t
Ax
Low
t
AA
t
OHAH
t
ASO
LB#/UB#