參數(shù)資料
型號: S25L004A0LMAI003
廠商: SPANSION LLC
元件分類: PROM
英文描述: 4M X 1 FLASH 3V PROM, PDSO8
封裝: 0.208 INCH, PLASTIC, SOP-8
文件頁數(shù): 4/39頁
文件大小: 945K
代理商: S25L004A0LMAI003
10
S25FL Family (Serial Peripheral Interface) S25FL004A
S25FL004A_00_A1 March 28, 2005
Ad va n c e
In f o rm a t i o n
Operating Features
All device data into and out, is shifted in 8-bit chunks.
Page Programming
To program one data byte, two instructions are required: Write Enable (WREN),
which is one byte, and a Page Program (PP) sequence, which consists of four
bytes plus data. This is followed by the internal Program cycle. To spread this
overhead, the Page Program (PP) instruction allows up to 256 bytes to be pro-
grammed at a time (changing bits from 1 to 0), provided that they lie in
consecutive addresses on the same page of memory.
Sector Erase, or Bulk Erase
The Page Program (PP) instruction allows bits to be programmed from 1 to 0. Be-
fore this can be applied, the memory bytes need to be first erased to all 1’s (FFh)
before any programming. This can be achieved in two ways:
A sector at a time using the Sector Erase (SE) instruction
The entire memory, using the Bulk Erase (BE) instruction
Polling During a Write, Program, or Erase Cycle
A further improvement in the time to Write Status Register (WRSR), Program (PP)
or Erase (SE or BE) can be achieved by not waiting for the worst-case delay. The
Write in Progress (WIP) bit is provided in the Status Register so that the applica-
tion program can monitor its value, polling it to establish when the previous Write
cycle, Program cycle, or Erase cycle is complete.
Active Power and Standby Power Modes
When Chip Select (CS#) is Low, the device is enabled, and in the Active Power
mode. When Chip Select (CS#) is High, the device is disabled, but could remain
in the Active Power mode until all internal cycles have completed (Program,
Erase, Write Status Register). The device then goes into the Standby Power
mode. The device consumption drops to ISB. This can be used as an extra Deep
Power Down on mechanism, when the device is not in active use, to protect the
device from inadvertent Write, Program, or Erase instructions.
Status Register
The Status Register contains a number of status and control bits, as shown in
Figure 7, on page 17 that can be read or set (as appropriate) by specific
instructions
WIP bit: The Write In Progress (WIP) bit indicates whether the memory is
busy with a Write Status Register, Program or Erase cycle.
WEL bit: The Write Enable Latch (WEL) bit indicates the internal Write Enable
Latch status.
BP2, BP1, BP0 bits: The Block Protect (BP2, BP1, BP0) bits are non-volatile.
They define the area size to be software protected against Program and Erase
instructions.
SRWD bit: The Status Register Write Disable (SRWD) bit is operated in con-
junction with the Write Protect (W#) signal. The Status Register Write Disable
(SRWD) bit and Write Protect (W#) signal allow the device to be put in the
Hardware Protected mode. In this mode, the Status Register’s non-volatile
bits (SRWD, BP2, BP1, BP0) become read-only bits.
相關(guān)PDF資料
PDF描述
S25VB80 6 A, 800 V, SILICON, BRIDGE RECTIFIER DIODE
S268P PIN PHOTO DIODE
S29GL01GP12FACR13 1G X 1 FLASH 3V PROM, 120 ns, PBGA64
S29GL128P10TFI010 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology
S29GL128P10TFIR10 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S25M 功能描述:整流器 1000V 25A Std. Recovery RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel
S25M50M3 制造商:SR COMPONENTS 功能描述: 制造商:SR Components Inc 功能描述:
S-25M9F-NM-6' 制造商:Pan Pacific 功能描述:
S-25MD8-10'SI 制造商:Pan Pacific 功能描述:
S-25MF-100' 制造商:Pan Pacific 功能描述: