- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299877 > S25L004A0LMAI003 (SPANSION LLC) 4M X 1 FLASH 3V PROM, PDSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | S25L004A0LMAI003 |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | 4M X 1 FLASH 3V PROM, PDSO8 |
| 封裝： | 0.208 INCH, PLASTIC, SOP-8 |
| 文件頁數(shù)： | 2/39頁 |
| 文件大?。?/td> | 945K |
| 代理商： | S25L004A0LMAI003 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
8
S25FL Family (Serial Peripheral Interface) S25FL004A
S25FL004A_00_A1 March 28, 2005
Ad va n c e
In f o rm a t i o n
Signal Description
Signal Data Output (SO): This output signal is used to transfer data serially out
from the device. Data is shifted out on the falling edge of Serial Clock (SCK).
Serial Data Input (SI): This input signal is used to transfer data serially into
the device. It receives instructions, addresses, and the data to be programmed.
Values are latched on the rising edge of Serial Clock (SCK).
Serial Clock (SCK): This input signal provides the serial interface timing. In-
structions, addresses, and data present at the Serial Data input (SI) are latched
on the rising edge of Serial Clock (SCK). Data on Serial Data Output (SO) changes
after the falling edge of Serial Clock (SCK).
Chip Select (CS#): When this input signal is High, the device is deselected and
Serial Data Output (SO) is at high impedance. Unless an internal Program, Erase
or Write Status Register cycle is in progress, the device is in Standby mode. Driv-
ing Chip Select (CS#) Low enables the device, placing it in the active power
mode.
After Power-up, a falling edge on Chip Select (CS#) is required prior to the start
of any instruction.
Hold (HOLD#): The Hold (HOLD#) signal is used to pause any serial communi-
cations with the device without deselecting the device.
During the Hold instruction, the Serial Data Output (SO) is high impedance, and
Serial Data Input (SI) and Serial Clock (SCK) are Don’t Care.
To start the Hold condition, the device must be selected, with Chip Select (CS#)
driven Low.
Write Protect (W#): The main purpose of this input signal is to freeze the area
memory size that is protected against program or erase instructions (as specified
by the values in the Status Register BP1 and BP0 bits).
SPI Modes
These devices can be driven by a microcontroller with its SPI peripheral running
in either of two modes:
CPOL = 0, CPHA = 0
CPOL = 1, CPHA = 1
For these two modes, input data is latched in on the rising edge of Serial Clock
(SCK), and output data is available from the falling edge of Serial Clock (SCK).
The difference between the two modes, as shown in Figure 1, on page 9, is the
clock polarity when the bus master is in Standby and not transferring data:
SCK remains at 0 for (CPOL = 0, CPHA = 0)
SCK remains at 1 for (CPOL = 1, CPHA = 1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S25VB80 | 6 A, 800 V, SILICON, BRIDGE RECTIFIER DIODE |
| S268P | PIN PHOTO DIODE |
| S29GL01GP12FACR13 | 1G X 1 FLASH 3V PROM, 120 ns, PBGA64 |
| S29GL128P10TFI010 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL128P10TFIR10 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S25M | 功能描述:整流器 1000V 25A Std. Recovery RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時(shí)間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
| S25M50M3 | 制造商:SR COMPONENTS 功能描述: 制造商:SR Components Inc 功能描述: |
| S-25M9F-NM-6' | 制造商:Pan Pacific 功能描述: |
| S-25MD8-10'SI | 制造商:Pan Pacific 功能描述: |
| S-25MF-100' | 制造商:Pan Pacific 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。