參數(shù)資料
型號(hào): S25L004A0LMAI003
廠商: SPANSION LLC
元件分類: PROM
英文描述: 4M X 1 FLASH 3V PROM, PDSO8
封裝: 0.208 INCH, PLASTIC, SOP-8
文件頁數(shù): 13/39頁
文件大?。?/td> 945K
代理商: S25L004A0LMAI003
18
S25FL Family (Serial Peripheral Interface) S25FL004A
S25FL004A_00_A1 March 28, 2005
Ad va n c e
In f o rm a t i o n
WEL bit: The Write Enable Latch (WEL) bit indicates the internal Write Enable
Latch status. When set to 1, the internal Write Enable Latch is set; when set to
0, the internal Write Enable Latch is reset and no Write Status Register, Program
or Erase instruction is accepted.
WIP bit: The Write In Progress (WIP) bit indicates whether the memory is busy
with a Write Status Register, Program or Erase cycle. This bit is a read only bit
and is read by executing a RDSR instruction. If this bit is 1, such a cycle is in
progress, if it is 0, no such cycle is in progress.
Write Status Register (WRSR)
The Write Status Register (WRSR) instruction allows new values to be written to
the Status Register. Before it can be accepted, a Write Enable (WREN) instruction
must previously have been executed. After the Write Enable (WREN) instruction
is decoded and executed, the device sets the Write Enable Latch (WEL).
The Write Status Register (WRSR) instruction is entered by driving Chip Select
(CS#) Low, followed by the instruction code and the data byte on Serial Data
Input (SI).
The instruction sequence is shown in Figure 8.
The Write Status Register (WRSR) instruction has no effect on bits b6, b5, b1 and
b0 of the Status Register. Bits b6 and b5 are always read as 0.
Chip Select (CS#) must be driven High after the eighth bit of the data byte is
latched in. If not, the Write Status Register (WRSR) instruction is not executed.
As soon as Chip Select (CS#) is driven High, the self-timed Write Status Register
cycle (whose duration is tW) is initiated. While the Write Status Register cycle is
in progress, the Status Register may still be read to check the Write In Progress
(WIP) bit value. The Write In Progress (WIP) bit is 1 during the self-timed Write
Status Register cycle, and is 0 when it is completed. At some unspecified time
before the cycle is completed, the Write Enable Latch (WEL) is reset.
The WRSR instruction enables the user to select one of seven levels of protection.
The S25FL004A is divided into eight array segments. The top eighth, quarter, half,
or all of the memory segments can be protected (as defined in Table 1, on
page 7). The data within a selected segment is therefore read-only. The Write
Status Register (WRSR) instruction also allows the user to set or reset the Status
Register Write Disable (SRWD) bit in accordance with the Write Protect (W#) sig-
nal. The Status Register Write Disable (SRWD) bit and Write Protect (W#) signal
allow the device to be put in the Hardware Protected Mode (HPM). The Write Sta-
tus Register (WRSR) instruction cannot be executed once the Hardware Protected
Mode (HPM) is entered.
Figure 8. Write Status Register (WRSR) Instruction Sequence
High Impedance
MSB
Instruction
Status
Register In
CS#
SCK
SI
SO
0 12 3 4 5 6 7 8 9 10 11 12 13 14 15
相關(guān)PDF資料
PDF描述
S25VB80 6 A, 800 V, SILICON, BRIDGE RECTIFIER DIODE
S268P PIN PHOTO DIODE
S29GL01GP12FACR13 1G X 1 FLASH 3V PROM, 120 ns, PBGA64
S29GL128P10TFI010 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology
S29GL128P10TFIR10 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S25M 功能描述:整流器 1000V 25A Std. Recovery RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時(shí)間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel
S25M50M3 制造商:SR COMPONENTS 功能描述: 制造商:SR Components Inc 功能描述:
S-25M9F-NM-6' 制造商:Pan Pacific 功能描述:
S-25MD8-10'SI 制造商:Pan Pacific 功能描述:
S-25MF-100' 制造商:Pan Pacific 功能描述: