- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367352 > HY5DU281622ALT-K DDR Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | HY5DU281622ALT-K |
| 英文描述： | DDR Synchronous DRAM |
| 中文描述： | DDR同步DRAM |
| 文件頁數(shù)： | 21/37頁 |
| 文件大?。?/td> | 336K |
| 代理商： | HY5DU281622ALT-K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
Rev. 0.3 / Dec. 01
21
HY5DU12422T
HY5DU12822T
HY5DU121622T
CAS LATENCY
The Read latency or CAS latency is the delay in clock cycles between the registration of a Read command and the
availability of the first burst of output data. The latency can be programmed 2 or 2.5 clocks.
If a Read command is registered at clock edge n, and the latency is m clocks, the data is available nominally coincident
with clock edge n + m.
Reserved states should not be used as unknown operation or incompatibility with future versions may result.
DLL RESET
The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon return-
ing to normal operation after having disabled the DLL for the purpose of debug or evaluation. The DLL is automatically
disabled when entering self refresh operation and is automatically re-enabled upon exit of self refresh operation. Any
time the DLL is enabled, 200 clock cycles must occur to allow time for the internal clock to lock to the externally
applied clock before an any command can be issued.
OUTPUT DRIVER IMPEDANCE CONTROL
The normal drive strength for all outputs is specified to be SSTL_2, Class II. Hynix also supports a half strength driver
option, intended for lighter load and/or point-to-point environments. Selection of the half strength driver option will
reduce the output drive strength by 50% of that of the full strength driver. I-V curves for both the full strength driver
and the half strength driver are included in this document.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY5DU281622ALT-L | SDRAM|DDR|4X2MX16|CMOS|TSSOP|66PIN|PLASTIC |
| HY5DU281622AT | 8Mx16|2.5V|4K|K/H/L|DDR SDRAM - 128M |
| HY5DU281622AT-6 | DDR Synchronous DRAM |
| HY5DU281622AT-H | DDR Synchronous DRAM |
| HY5DU281622AT-K | SDRAM|DDR|4X2MX16|CMOS|TSSOP|66PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY5DU281622ALT-L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|DDR|4X2MX16|CMOS|TSSOP|66PIN|PLASTIC |
| HY5DU281622AT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx16|2.5V|4K|K/H/L|DDR SDRAM - 128M |
| HY5DU281622AT-6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DDR Synchronous DRAM |
| HY5DU281622AT-H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DDR Synchronous DRAM |
| HY5DU281622AT-K | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|DDR|4X2MX16|CMOS|TSSOP|66PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。