- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5391 > AD8027ARZ-REEL (Analog Devices Inc)IC OPAMP R-R LDIST LN LP 8SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8027ARZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 14/25頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC OPAMP R-R LDIST LN LP 8SOIC |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 放大器類型： | 電壓反饋 |
| 電路數(shù)： | 1 |
| 輸出類型： | 滿擺幅 |
| 轉(zhuǎn)換速率： | 100 V/µs |
| -3db帶寬： | 190MHz |
| 電流 - 輸入偏壓： | 4µA |
| 電壓 - 輸入偏移： | 200µV |
| 電流 - 電源： | 6.5mA |
| 電流 - 輸出 / 通道： | 120mA |
| 電壓 - 電源，單路/雙路(±)： | 2.7 V ~ 12 V，±1.35 V ~ 6 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SO |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)
AD8027/AD8028
Rev. C | Page 20 of 24
PCB Layout
As with all high speed op amps, achieving optimum perform-
ance from the AD8027/AD8028 requires careful attention to
PCB layout. Particular care must be exercised to minimize lead
lengths of the bypass capacitors. Excess lead inductance can
influence the frequency response and even cause high
frequency oscillations. The use of a multilayer board with an
internal ground plane can reduce ground noise and enable a
tighter layout.
To achieve the shortest possible lead length at the inverting
input, the feedback resistor, RF, should be located beneath the
board and span the distance from the output, Pin 6, to the
input, Pin 2. The return node of the resistor, RG, should be
situated as closely as possible to the return node of the negative
supply bypass capacitor connected to Pin 4.
On multilayer boards, all layers underneath the op amp should
be cleared of metal to avoid creating parasitic capacitive
elements. This is especially true at the summing junction
(the input). Extra capacitance at the summing junction can
cause increased peaking in the frequency response and lower
phase margin.
Grounding
To minimize parasitic inductances and ground loops in high
speed, densely populated boards, a ground plane layer is critical.
Understanding where the current flows in a circuit is critical in
the implementation of high speed circuit design. The length of
the current path is directly proportional to the magnitude of the
parasitic inductances and, therefore, the high frequency
impedance of the path. Fast current changes in an inductive
ground return can create unwanted noise and ringing.
The length of the high frequency bypass capacitor pads and
traces is critical. A parasitic inductance in the bypass grounding
works against the low impedance created by the bypass
capacitor. Because load currents flow from supplies as well as
ground, the load should be placed at the same physical location
as the bypass capacitor ground. For large values of capacitors,
which are intended to be effective at lower frequencies, the
current return path length is less critical.
Power-Supply Bypassing
Power-supply pins are actually inputs, and care must be taken to
provide a clean, low noise, dc voltage source to these inputs.
The bypass capacitors have two functions:
Provide a low impedance path for unwanted frequencies
from the supply inputs to ground, thereby reducing the
effect of noise on the supply lines.
Provide sufficient localized charge storage, for fast switching
conditions and minimizing the voltage drop at the supply
pins and the output of the amplifier. This is usually accom-
plished with larger electrolytic capacitors.
Decoupling methods are designed to minimize the bypassing
impedance at all frequencies. This can be accomplished with a
combination of capacitors in parallel to ground.
Good-quality ceramic chip capacitors should be used and
always kept as close as possible to the amplifier package . A
parallel combination of a 0.01 μF ceramic and a 10 μF electro-
lytic covers a wide range of rejection for unwanted noise. The
10 μF capacitor is less critical for high frequency bypassing, and,
in most cases, one per supply line is sufficient.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC6911CMS-2#TRPBF | IC PGA DIGITAL R-R DUAL 10MSOP |
| AD8030ARZ-REEL | IC AMP GP R-R DUAL LP 8SOIC |
| AD8039ARZ-REEL | IC OPAMP VF DUAL LP LN 8SOIC |
| AD8614ART-REEL7 | IC OPAMP GP R-R 5.5MHZ SOT23-5 |
| LT6211IMS#TRPBF | IC AMP CURR FDBK DUAL R-R 10MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC16F676T-E/SL | 功能描述:8位微控制器 -MCU 1.75KB 64 RAM 12 I/O Ext Temp SOIC14 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC16F676T-E/ST | 功能描述:8位微控制器 -MCU 1.75KB 64 RAM 12 I/O Ext Temp TSSOP14 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC16F676T-I/ML | 功能描述:8位微控制器 -MCU 1.75KB 64 RAM 12I/O Ind Temp QFN RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC16F676T-I/SL | 功能描述:8位微控制器 -MCU 1.75KB 64 RAM 12 I/O Ind Temp SOIC14 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC16F676T-I/ST | 功能描述:8位微控制器 -MCU 1.75KB 64 RAM 12 I/O Ind Temp TSSOP14 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。