- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗5291 > EL5102IW-T7A (Intersil)IC VFA SLEW SGL 400MHZ SOT23-6 PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉锛� | EL5102IW-T7A |
| 寤犲晢锛� | Intersil |
| 鏂囦欢闋佹暩(sh霉)锛� | 8/13闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC VFA SLEW SGL 400MHZ SOT23-6 |
| 妯欐簴鍖呰锛� | 250 |
| 鏀惧ぇ鍣ㄩ鍨嬶細 | 闆诲鍙嶉 |
| 闆昏矾鏁�(sh霉)锛� | 1 |
| 杞�(zhu菐n)鎻涢€熺巼锛� | 4000 V/µs |
| -3db甯跺锛� | 400MHz |
| 闆绘祦 - 杓稿叆鍋忓锛� | 2µA |
| 闆诲 - 杓稿叆鍋忕Щ锛� | 1000µV |
| 闆绘祦 - 闆绘簮锛� | 5.2mA |
| 闆绘祦 - 杓稿嚭 / 閫氶亾锛� | 150mA |
| 闆诲 - 闆绘簮锛屽柈璺�/闆欒矾(±)锛� | 3 V ~ 13.2 V锛�±1.5 V ~ 6.6 V |
| 宸ヤ綔婧害锛� | -40°C ~ 85°C |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | SOT-23-6 |
| 渚涙噳鍟嗚ō鍌欏皝瑁濓細 | SOT-23-6 |
| 鍖呰锛� | 甯跺嵎 (TR) |
EL5202, EL5203
4
FN7331.9
January 17, 2014
Closed Loop AC Electrical Specifications VS+ = +5V, VS- = -5V, TA = +25掳C, VCE = 0V, AV = +1, RF = 0惟, RL = 150惟 to GND,
Unless Otherwise Specified. (Note 6)
PARAMETER
DESCRIPTION
CONDITIONS
MIN
(Note 9)
TYP
MAX
(Note 9)
UNIT
BW
-3dB Bandwidth (VOUT = 400mVP-P)AV = 1, RF = 0惟
400
MHz
SR
Slew Rate
AV = +2, RL = 100惟, VOUT = -3V to +3V
1100
2200
5000
V/s
RL = 500惟, VOUT = -3V to +3V
4000
V/s
tR,tF
Rise Time, Fall Time
卤0.1V step
2.8
ns
OS
Overshoot
卤0.1V step
10
%
tS
0.1% Settling Time
VS = 卤5V, RL = 500惟, AV = 1, VOUT = 卤3V
20
ns
dG
Differential Gain (Note 7)
AV = 2, RF = 1k惟
0.01
%
dP
Differential Phase (Note 7)
AV = 2, RF = 1k惟
0.01
掳
eN
Input Noise Voltage
f = 10kHz
12
nV/
鈭欻z
iN
Input Noise Current
f = 10kHz
11
pA/
鈭欻z
tDIS
Disable Time (Note 8)
50
ns
tEN
Enable Time (Note 8)
25
ns
NOTES:
6. All AC tests are performed on a 鈥渨armed up鈥� part, except slew rate, which is pulse tested.
7. Standard NTSC signal = 286mVP-P, f = 3.58MHz, as VIN is swept from 0.6V to 1.314V.RL is DC coupled.
8. Disable/Enable time is defined as the time from when the logic signal is applied to the CE pin to when the supply current has reached half its final
value.
9. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| PPTC261LGBN | CONN FEMALE 26POS .100" R/A TIN |
| EL5102IW-T7 | IC VFA SLEW SGL 400MHZ SOT23-6 |
| 1-1676481-8 | RES 27.0 OHM 1/16W 0.1% 0603 |
| 3422.0046.22 | FUSEHOLDER 750MA 63V FAST SMD |
| LPPB042CFFN-RC | CONN HEADER .050" 8POS DL PCB AU |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| PIC16C72AT-04/SO | 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 3.5KB 128 RAM 22 I/O RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰ㄦ牸:SMD/SMT |
| PIC16C72AT-04/SS | 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 3.5KB 128 RAM 22 I/O RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰ㄦ牸:SMD/SMT |
| PIC16C72AT-04E/SO | 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 3.5KB 128 RAM 22 I/O RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰ㄦ牸:SMD/SMT |
| PIC16C72AT-04E/SS | 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 3.5KB 128 RAM 22 I/O RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰ㄦ牸:SMD/SMT |
| PIC16C72AT-04I/SO | 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 3.5KB 128 RAM 22 I/O RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰ㄦ牸:SMD/SMT |
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京銆�
