參數(shù)資料
型號: P4C1024-35C6M
廠商: PYRAMID SEMICONDUCTOR CORP
元件分類: SRAM
英文描述: 128K X 8 STANDARD SRAM, 35 ns, CDIP32
封裝: 0.600 INCH, SIDE BRAZED, CERAMIC, DIP-32
文件頁數(shù): 11/14頁
文件大?。?/td> 152K
代理商: P4C1024-35C6M
P4C1024
Page 6 of 14
Document # SRAM124 REV A
AC CHARACTERISTICS—WRITE CYCLE
(V
CC = 5V ± 10%, All Temperature Ranges)
(2)
Min Max Min Max Min Max Min Max Min Max Min Max Min Max Min Max Min Max Min Max
tWC
Write Cycle Time
15
20
25
35
45
55
70
85
100
120
ns
tCW
Chip Enable
Time to End of
Write
12
15
18
22
30
35
45
50
60
75
ns
tAW
Address Valid to
End of Write
12
15
20
25
35
45
60
70
85
100
ns
tAS
Address Set-up
Time
000
00
0
ns
tWP
Write Pulse
Width
12
15
18
22
25
30
40
45
55
70
ns
tAH
Address Hold
Time
000
00
0
ns
tDW
Data Valid to
End of Write
7
8
10
15
20
25
30
35
45
60
ns
tDH
Date Hold Time
000
00
0
ns
tWZ
Write Enable to
Output in High Z
8
101115
1820
2530
4050
ns
tOW
Output Active
from End of
Write
333
33
3
ns
Symbol
Parameter
-15
-20
-25
-35
-45
Unit
-55
-70
-85
-100
-120
Notes:
11.
CE
1 and WE must be LOW, and CE2 HIGH for WRITE cycle.
12.
OE is LOW for this WRITE cycle to show t
WZ and tOW.
13. If
CE
1 goes HIGH, or CE2 goes LOW, simultaneously with WE HIGH,
the output remains in a high impedance state.
14. Write Cycle Time is measured from the last valid address to the first
transitioning address.
TIMING WAVEFORM OF WRITE CYCLE NO. 1 (
WE
WE CONTROLLED)(11)
相關(guān)PDF資料
PDF描述
P4C1024L-100CJM 128K X 8 STANDARD SRAM, 100 ns, CDSO32
P4C1024L-45C4MB 128K X 8 STANDARD SRAM, 45 ns, CDIP32
P4C1024L-85C4M 128K X 8 STANDARD SRAM, 85 ns, CDIP32
P4C1256L-70PILF 32K X 8 STANDARD SRAM, 70 ns, PDIP28
P4C1256-20PI 32K X 8 STANDARD SRAM, 20 ns, PDIP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P4C1024-35J3C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM
P4C1024-35J3I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM
P4C1024-35J4C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM
P4C1024-35J4I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM
P4C1024-35P3C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM