- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363360 > NM93C06LM8 (NATIONAL SEMICONDUCTOR CORP) 256-/1024-/2048-/4096-Bit Serial EEPROM with Extended Voltage (2.7V to 5.5V) (MICROWIRE Bus Interface) PDF資料下載
參數(shù)資料
| 型號(hào)： | NM93C06LM8 |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | PROM |
| 英文描述： | 256-/1024-/2048-/4096-Bit Serial EEPROM with Extended Voltage (2.7V to 5.5V) (MICROWIRE Bus Interface) |
| 中文描述： | 16 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8 |
| 封裝： | 0.150 INCH, PLASTIC, SOP-8 |
| 文件頁(yè)數(shù)： | 5/12頁(yè) |
| 文件大?。?/td> | 181K |
| 代理商： | NM93C06LM8 |
Capacitance
(Note 3)
T
A
e
25
§
C, f
e
1 MHz
Symbol
Test
Typ
Max
Units
C
OUT
Output Capacitance
5
pF
C
IN
Input Capacitance
5
pF
Note 1:
Stress above those listed under ‘‘Absolute Maximum Ratings’’ may cause permanent damage to the device. This is a stress rating only and operation of the
device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
Note 2:
CS (Chip Select) must be brought low (to V
IL
) for an interval of t
CS
in order to reset all internal device registers (device reset) prior to beginning another
opcode cycle (this is shown in the opcode diagrams in the following pages).
Note 3:
This parameter is periodically sampled and not 100% tested.
Note 4:
Typical leakage values are in the 20 nA range.
Note 5:
The shortest allowable SK clock period
e
1/f
SK
(as shown under the f
SK
parameter). Maximum SK clock speed (minimum SK period) is determined by the
interaction of several AC parameters stated in the datasheet. Within this SK period, both t
SKH
and t
SKL
limits must be observed. Therefore, it is not allowable to set
1/t
SK
e
t
SKH (minimum)
a
t
SKL (minimum)
for shorter SK cycle time operation.
AC Test Conditions
V
CC
Range
V
IL
/V
IH
Input Levels
V
IL
/V
IH
Timing Levels
V
OL
/V
OH
Timing Levels
I
OL
/I
OH
2.7V
s
V
CC
k
4.5V
(Extended Voltage Levels)
0.3V/1.8V
1.0V
0.8V/1.5V
g
10
m
A
4.5V
s
V
CC
s
5.5V
(TTL Levels)
0.4V/2.4V
1.0V/2.0V
0.4V/2.4V
b
2.1 mA/0.4 mA
Output Load: 1 TTL Gate (C
L
e
100 pF)
Functional Description
The NM93C06L/C46L/C56L/C66L device have 7 instruc-
tions as described below. Note that the MSB of any instruc-
tion is a ‘‘1’’ and is viewed as a start bit in the interface
sequence. For the C06 and C46 the next 8 bits carry the op
code and the 6-bit address for register selection. For the
C56 and C66 the next 10-bits carry the op code and the 8-
bit address for register selection.
Read (READ):
The READ instruction outputs serial data on the DO pin.
After a READ instruction is received, the instruction and ad-
dress are decoded, followed by data transfer from the se-
lected memory register into a 16-bit serial-out shift register.
A dummy bit (logical 0) precedes the 16-bit data output
string. Output data changes are initiated by a low to high
transition of the SK clock.
Erase/Write Enable (WEN):
When V
CC
is applied to the part, it powers up in the Erase/
Write Disable (WDS) state. Therefore, all programming
modes must be preceded by an Erase/Write Enable WEN
instruction. Once an Erase/Write Enable instruction is exe-
cuted, programming remains enabled until an Erase/Write
Disable (WDS) instruction is executed or V
CC
is completely
removed from the part.
Erase (ERASE):
The ERASE instruction will program all bits in the selected
register to the logical ‘‘1’’ state. CS is brought low following
the loading of the last address bit. This falling edge of the
CS pin initiates the self-timed programming cycle.
The DO pin indicates the READY/BUSY status of the chip if
CS is brought high after the t
CS
interval. DO
e
logical ‘‘0’’
indicates that programming is still in progress. DO
e
logical
‘‘1’’ indicates that the register, at the address specified in
the instruction, has been erased, and the part is ready for
another instruction.
http://www.national.com
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NM93C06LMT8 | 256-/1024-/2048-/4096-Bit Serial EEPROM with Extended Voltage (2.7V to 5.5V) (MICROWIRE Bus Interface) |
| NM93C06LN | 256-/1024-/2048-/4096-Bit Serial EEPROM with Extended Voltage (2.7V to 5.5V) (MICROWIRE Bus Interface) |
| NM93C06LVM8 | 256-/1024-/2048-/4096-Bit Serial EEPROM with Extended Voltage (2.7V to 5.5V) (MICROWIRE Bus Interface) |
| NM93C06LVMT8 | 256-/1024-/2048-/4096-Bit Serial EEPROM with Extended Voltage (2.7V to 5.5V) (MICROWIRE Bus Interface) |
| NM93C06LVN | 256-/1024-/2048-/4096-Bit Serial EEPROM with Extended Voltage (2.7V to 5.5V) (MICROWIRE Bus Interface) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NM93C06LMT8 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:256-/1024-/2048-/4096-Bit Serial EEPROM with Extended Voltage (2.7V to 5.5V) (MICROWIRE Bus Interface) |
| NM93C06LN | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:256-Bit Serial CMOS EEPROM (MICROWIRE⑩ Synchronous Bus) |
| NM93C06LVM8 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:256-Bit Serial CMOS EEPROM (MICROWIRE⑩ Synchronous Bus) |
| NM93C06LVMT8 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:256-Bit Serial CMOS EEPROM (MICROWIRE⑩ Synchronous Bus) |
| NM93C06LVN | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:256-Bit Serial CMOS EEPROM (MICROWIRE⑩ Synchronous Bus) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。