參數(shù)資料
型號: NM25C040NX
廠商: Fairchild Semiconductor Corporation
英文描述: 4K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)
中文描述: 4K的位串行CMOS EEPROM的(串行外設(shè)接口(SPI),同步總線)
文件頁數(shù): 6/10頁
文件大?。?/td> 115K
代理商: NM25C040NX
6
www.fairchildsemi.com
NM25C040 Rev. D.1
N
(
Functional Description
TABLE 1. Instruction Set
Instruction Instruction
Name
Operation
Opcode
WREN
00000110
Set Write Enable Latch
WRDI
00000100
Reset Write Enable Latch
RDSR
00000101
Read Status Register
WRSR
00000001
Write Status Register
READ
0000A011
Read Data from Memory
Array
WRITE
As the NM25C040 requires 9 address bits (4,096
÷
8 = 512 bytes = 2
9
), the
9th bit (for R/W instructions) is inputted in the Instruction Set Byte in bit I
3
.
This
convention only applies to 4K SPI protocol.
0000A010
Write Data to Memory Array
Note:
MASTER
: The device that generates the serial clock is desig-
nated as the master. The NM25C040 can never function as a
master.
SLAVE
: The NM25C040 always operates as a slave as the serial
clock pin is always an input.
TRANSMITTER/RECEIVER
: The NM25C040 has separate pins
for data transmission (SO) and reception (SI).
MSB
: The Most Significant Bit is the first bit transmitted and
received.
CHIP SELECT
: The chip is selected when pin CS is low. When the
chip is not selected, data will not be accepted from pin SI, and the
output pin SO is in high impedance.
SERIAL OP-CODE
: The first byte transmitted after the chip is
selected with CS going low contains the op-code that defines the
operation to be performed.
PROTOCOL
: When connected to the SPI port of a 68HC11
microcontroller, the NM25C040 accepts a clock phase of 0 and a
clock polarity of 0. The SPI protocol for this device defines the byte
transmitted on the SI and SO data lines for proper chip operation.
See Figure 4.
HOLD
: The HOLD pin is used in conjunction with the CS to select
the device. Once the device is selected and a serial sequence is
underway, HOLD may be forced low to suspend further serial
communication with the device without resetting the serial se-
quence. Note that HOLD must be brought low while the SCK pin
is low. The device must remain selected during this sequence. To
resume serial communication HOLD is brought high while the
SCK pin is low. The SO pin is at a high impedance state during
HOLD.
INVALID OP-CODE
: After an invalid code is received, no data is
shifted into the NM25C040, and the SO data output pin remains
high impedance until a new CS falling edge reinitializes the serial
communication. See Figure 5.
FIGURE 5. Invalid Op-Code
CS
SI
SO
INVALID CODE
DS012401-7
CS
SCK
SI
SO
Bit 7 Bit 6
Bit 0
Bit 1
Bit 7
Bit 0
DS012401-5
FIGURE 4. SPI Protocol
Data is clocked in on the positive SCK edge and out on the
negative SCK edge.
相關(guān)PDF資料
PDF描述
NM25C040VM8X 4K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)
NM25C040VMT8X 4K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)
NM25C040VNX 4K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)
NM25W040EM8 4K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)
NM25W040EM8X 4K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NM25C040VM8 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:4K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)
NM25C040VM8X 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:4K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)
NM25C040VMT8 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:SPI Serial EEPROM
NM25C040VMT8X 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:4K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)
NM25C040VN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM