參數(shù)資料
型號(hào)： NAND99W3M1AZBC5F
廠商： NUMONYX
元件分類： 存儲(chǔ)器
英文描述： SPECIALTY MEMORY CIRCUIT, PBGA137
封裝： 10.50 X 13 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, ROHS COMPLIANT, TFBGA-137
文件頁(yè)數(shù)： 11/33頁(yè)
文件大小： 724K
代理商： NAND99W3M1AZBC5F
NANDxxxxMx
Signals description
19/32
2.18
LPSDRAM Write Enable (WD)
The Write Enable input, WD, controls writing.
2.19
LPSDRAM Clock Input (K)
The Clock signal, K, is used to clock the read and write cycles. During normal operation, the
Clock Enable pin, KE, is High, VIH. The Clock signal K can be suspended to switch the
device to the self-refresh, power-down or deep power-down mode by driving KE Low, VIL.
2.20
LPSDRAM Clock Input (K)
The Clock signal, K, is only available on the DDR LPSDRAM and is used in conjunction with
the Clock signal, K.
All LPSDRAM input signals except DQM0/DQM1/DQM2/DQM3, UDQS/LDQS and DQ0-
DQ31 are referred to the crosspoint of K rising edge and K falling edge.
2.21
LPSDRAM Clock Enable (KE)
The Clock Enable, KE, pin is used to control the synchronization of the signals with Clock
signal K. If KE is High, VIH, the next Clock rising edge is valid. When KE is Low, VIL, the
signals are no longer clocked and data read and write cycles are extended. KE is also
involved in switching the device to the self-refresh, power-down and deep power-down
modes.
2.22
Lower/Upper Data Read/Write Strobe input/output (LDQS,
UDQS)
LDQS and UDQS can be either input or output signals, and act as Write Data Strobe and
Read Data Strobe respectively. LDQS and UDQS are the strobe signals for DQ0 to DQ7 and
DQ8 to DQ15, respectively.
2.23
LPSDRAM data input/output mask pins (DQM0, DQM1,
DQM2, DQM3)
DQM2 and DQM3 are available only in the NAND99W3M1 and NANDA9W3M1, where the
bus width is ×32. The data input/output mask pins are input signals used to mask the read or
write data. The DQM latency is two clock cycles for read operations and there is no latency
for write operations.
2.24
LPSDRAM VDDD supply voltage
VDDD provides the power supply to the internal core of the memory device. It is the main
power supply for all read and write operations.
相關(guān)PDF資料
PDF描述
NANDB9R4N2BZBA5F SPECIALTY MEMORY CIRCUIT, PBGA149
NANDBAR4N1BZBC5F SPECIALTY MEMORY CIRCUIT, PBGA137
NANDB9R4N2CZBA5E SPECIALTY MEMORY CIRCUIT, PBGA149
NB06QSA035 6 A, 35 V, SILICON, RECTIFIER DIODE
NB100LVEP224FAR2G 100LVE SERIES, LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NANDA8R3N0AZBB5E 制造商:Micron Technology Inc 功能描述:WIRELESS - Trays
NANDA8R3N1AZBC5E 制造商:Micron Technology Inc 功能描述:WIRELESS - Trays
NANDA8R3N1AZBC5F 制造商:Micron Technology Inc 功能描述:WIRELESS - Tape and Reel
NANDA8R3N8AZBB5E 制造商:Micron Technology Inc 功能描述:128MX8/16MX16 MCP PLASTIC WIRELESS TEMP PBF TFBGA 1.8V - Trays
NANDA8R3N8AZBB5F 制造商:Micron Technology Inc 功能描述:128MX8/16MX16 MCP PLASTIC WIRELESS TEMP PBF TFBGA 1.8V - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*