- 您現在的位置：買賣IC網 > PDF目錄296674 > NAND512R4A2C (意法半導體) 512 Mbit, 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories PDF資料下載
參數資料
| 型號： | NAND512R4A2C |
| 廠商： | 意法半導體 |
| 英文描述： | 512 Mbit, 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories |
| 中文描述： | 512兆位，528 Byte/264字的頁面，1.8V/3V，NAND閃存芯片 |
| 文件頁數： | 16/51頁 |
| 文件大?。?/td> | 517K |
| 代理商： | NAND512R4A2C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
NAND512-A2C
Device operations
23/51
6.3
Page Program
The Page Program operation is the standard operation to program data to the memory
array.
The main area of the memory array is programmed by page, however partial page
programming is allowed where any number of bytes (1 to 528) or words (1 to 264) can be
programmed.
The maximum number of consecutive partial page program operations allowed in the same
page is three. After exceeding this a Block Erase command must be issued before any
further program operations can take place in that page.
Before starting a Page Program operation a Pointer operation can be performed to point to
the area to be programmed. Refer to the Section 6.1: Pointer operations and Figure 7 for
details.
Each Page Program operation consists of five steps (see Figure 10):
1.
One bus cycle is required to setup the Page Program command
2.
Four bus cycles are then required to input the program address (refer to Table 6 and
Table 7)
3.
The data is then input (up to 528 Bytes/ 264 Words) and loaded into the Page Buffer
4.
One bus cycle is required to issue the confirm command to start the P/E/R Controller.
5.
The P/E/R Controller then programs the data into the array.
Once the program operation has started the Status Register can be read using the Read
Status Register command. During program operations the Status Register will only flag
errors for bits set to '1' that have not been successfully programmed to '0'.
During the program operation, only the Read Status Register and Reset commands will be
accepted, all other commands will be ignored.
Once the program operation has completed the P/E/R Controller bit SR6 is set to ‘1’ and the
Ready/Busy signal goes High.
The device remains in Read Status Register mode until another valid command is written to
the Command Interface.
Figure 10.
Page Program operation
1.
Before starting a Page Program operation a Pointer operation can be performed. Refer to Section 6.1: Pointer operations
for details.
I/O
RB
Address Inputs
SR0
ai07566
Data Input
10h
70h
80h
Page Program
Setup Code
Confirm
Code
Read Status Register
Busy
tBLBH2
(Program Busy time)
相關PDF資料 |
PDF描述 |
|---|---|
| NAND512W3A2CZA6E | 512 Mbit, 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories |
| NAND512W3A2C | 512 Mbit, 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories |
| NAT-3DC-2A+ | 1000 MHz - 3500 MHz RF/MICROWAVE FIXED ATTENUATOR |
| NC26SM-SLF-0.032768MHZ-EZM12510 | QUARTZ CRYSTAL RESONATOR, 0.032768 MHz |
| NCB-CA55SMPGA1 | 77 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, PRESS FIT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| NAND512R4A2CWFD | 制造商:Micron Technology Inc 功能描述:NAND - Gel-pak, waffle pack, wafer, diced wafer on film |
| NAND512R4A2CZA6 | 制造商:Micron Technology Inc 功能描述:512MB. 3V X8 NO OPTION TSOP48TSOP-1 48 12X20 AL 42 - Trays |
| NAND512R4A2DDI6 | 制造商:Micron Technology Inc 功能描述:NAND - Gel-pak, waffle pack, wafer, diced wafer on film |
| NAND512W3A0AN6 | 功能描述:閃存 NAND & S.MEDIA FLASH RoHS:否 制造商:ON Semiconductor 數據總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| NAND512W3A0AN6E | 功能描述:閃存 2.7-3.6V 512M(64Mx8) RoHS:否 制造商:ON Semiconductor 數據總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。