- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296674 > NAND512R3A2CN6F (意法半導(dǎo)體) 512 Mbit, 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories PDF資料下載
參數(shù)資料
| 型號(hào)： | NAND512R3A2CN6F |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 512 Mbit, 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories |
| 中文描述： | 512兆位，528 Byte/264字的頁面，1.8V/3V，NAND閃存芯片 |
| 文件頁數(shù)： | 18/51頁 |
| 文件大小： | 517K |
| 代理商： | NAND512R3A2CN6F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
NAND512-A2C
Device operations
25/51
6.5
Block Erase
Erase operations are done one block at a time. An erase operation sets all of the bits in the
addressed block to ‘1’. All previous data in the block is lost.
An erase operation consists of three steps (refer to Figure 12):
1.
One bus cycle is required to setup the Block Erase command.
2.
Only three bus cycles for 512Mb and 1Gb devices, or two for 128Mb and 256Mb
devices are required to input the block address. The first cycle (A0 to A7) is not
required as only addresses A14 to A25 are valid, A9 to A13 are ignored. In the last
address cycle I/O2 to I/O7 must be set to VIL.
3.
One bus cycle is required to issue the confirm command to start the P/E/R Controller.
Once the erase operation has completed the Status Register can be checked for errors.
Figure 12.
Block Erase operation
6.6
Reset
The Reset command is used to reset the Command Interface and Status Register. If the
Reset command is issued during any operation, the operation will be aborted. If it was a
program or erase operation that was aborted, the contents of the memory locations being
modified will no longer be valid as the data will be partially programmed or erased.
If the device has already been reset then the new Reset command will not be accepted.
The Ready/Busy signal goes Low for tBLBH4 after the Reset command is issued. The value
of tBLBH4 depends on the operation that the device was performing when the command was
issued, refer to Table 21 for the values.
I/O
RB
Block Address
Inputs
SR0
ai07593
D0h
70h
60h
Block Erase
Setup Code
Confirm
Code
Read Status Register
Busy
tBLBH3
(Erase Busy time)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NAND512R3A2C | 512 Mbit, 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories |
| NAND512R4A2CN6F | 512 Mbit, 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories |
| NAND512R4A2CZA6E | 512 Mbit, 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories |
| NAND512R4A2CZA6F | 512 Mbit, 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories |
| NAND512R4A2C | 512 Mbit, 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NAND512R3A2CZA6E | 功能描述:IC FLASH 512MBIT 63VFBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步，DDR II 存儲(chǔ)容量:18M（1M x 18） 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA（13x15） 包裝:托盤 其它名稱:71P71804S200BQ |
| NAND512R3A2CZA6F | 制造商:Micron Technology Inc 功能描述:SLC NAND Flash Parallel 1.8V 512Mbit 64M x 8bit 15us 63-Pin VFBGA T/R |
| NAND512R3A2DDI6 | 制造商:Micron Technology Inc 功能描述:NAND - Gel-pak, waffle pack, wafer, diced wafer on film |
| NAND512R3A2DZA6E | 功能描述:IC FLASH 512MBIT 63VFBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:4K (512 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-MFP 包裝:帶卷 (TR) |
| NAND512R3A2SE06 | 制造商:Micron Technology Inc 功能描述:NAND - Gel-pak, waffle pack, wafer, diced wafer on film |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。