參數(shù)資料
型號(hào): MX25U8035ZUI-25G
廠商: MACRONIX INTERNATIONAL CO LTD
元件分類(lèi): PROM
英文描述: 2M X 4 FLASH 1.8V PROM, PDSO8
封裝: 4 X 4 MM, 0.60 MM HEIGHT, 0.80 MM PITCH, ROHS COMPLIANT, MO-252, USON-8
文件頁(yè)數(shù): 17/56頁(yè)
文件大?。?/td> 2467K
代理商: MX25U8035ZUI-25G
24
MX25U4035
MX25U8035
P/N: PM1394
REV. 1.1, JUN. 30, 2009
(14) Page Program (PP)
The Page Program (PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction
must execute to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). The device pro-
grams only the last 256 data bytes sent to the device. If the entire 256 data bytes are going to be programmed, A7-
A0 (The eight least significant address bits) should be set to 0. If the eight least significant address bits (A7-A0) are
not all 0, all transmitted data going beyond the end of the current page are programmed from the start address of
the same page (from the address A7-A0 are all 0). If more than 256 bytes are sent to the device, the data of the
last 256-byte is programmed at the request page and previous data will be disregarded. If less than 256 bytes are
sent to the device, the data is programmed at the requested address of the page without effect on other address of
the same page.
The sequence of issuing PP instruction is: CS# goes low→ sending PP instruction code→3-byte address on SI→ at
least 1-byte on data on SI→ CS# goes high. (Please refer to Figure 20)
The CS# must go high exactly at the byte boundary( the latest eighth bit of data being latched in), otherwise the in-
struction will be rejected and will not be executed.
The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in
Progress (WIP) bit still can be check out during the Page Program cycle is in progress. The WIP sets 1 during the
tPP timing, and sets 0 when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the
page is protected by BP3, BP2, BP1, BP0 bits, the Page Program (PP) instruction will not be executed.
(15) 4 x I/O Page Program (4PP)
The Quad Page Program (4PP) instruction is for programming the memory to be "0". A Write Enable (WREN) in-
struction must execute to set the Write Enable Latch (WEL) bit and Quad Enable (QE) bit must be set to "1" before
sending the Quad Page Program (4PP). The Quad Page Programming takes four pins: SIO0, SIO1, SIO2, and
SIO3 as address and data input, which can improve programmer performance and the effectiveness of application
of lower clock less than 20MHz. For system with faster clock, the Quad page program cannot provide more actual
favors, because the required internal page program time is far more than the time data flows in. Therefore, we sug-
gest that while executing this command (especially during sending data), user can slow the clock speed down to
20MHz below. The other function descriptions are as same as standard page program.
The sequence of issuing 4PP instruction is: CS# goes low→sending 4PP instruction code→3-byte address on
SIO[3:0]→ at least 1-byte on data on SIO[3:0]→CS# goes high. (Please refer to Figure 21)
(16) Continuously program mode (CP mode)
The CP mode may enhance program performance by automatically increasing address to the next higher address
after each byte data has been programmed.
The Continuously program (CP) instruction is for multiple byte program to Flash. A write Enable (WREN) instruction
must execute to set the Write Enable Latch (WEL) bit before sending the Continuously program (CP) instruction.
CS# requires to go high before CP instruction is executing. After CP instruction and address input, two bytes of
data is input sequentially from MSB(bit7) to LSB(bit0). The first byte data will be programmed to the initial address
range with A0=0 and second byte data with A0=1. If only one byte data is input, the CP mode will not process. If
more than two bytes data are input, the additional data will be ignored and only the first two byte data are valid.
The CP program instruction will be ignored and not affect the WEL bit if it is applied to a protected memory area.
Any byte to be programmed should be in the erase state (FF) first. It will not roll over during the CP mode, once the
相關(guān)PDF資料
PDF描述
MX26032NP1 32 CONTACT(S), MALE, COMBINATION LINE CONNECTOR, SOLDER
MX27C4096DC-15 x16 EPROM
MX27C4096DC-90 x16 EPROM
MX27C4096DI-10 x16 EPROM
MX27C4096DI-12 x16 EPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MX25V1635FM1I 功能描述:IC FLASH 16MBIT 制造商:macronix 系列:MXSMIO? 包裝:管件 零件狀態(tài):有效 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類(lèi)型:FLASH - NOR 存儲(chǔ)容量:16M(2M x 8) 速度:80MHz 接口:SPI 串行 電壓 - 電源:2.3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C(TA) 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商器件封裝:8-SOP 標(biāo)準(zhǔn)包裝:98
MX25V1635FM2I 功能描述:IC FLASH 16MBIT 制造商:macronix 系列:MXSMIO? 包裝:管件 零件狀態(tài):有效 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類(lèi)型:FLASH - NOR 存儲(chǔ)容量:16M(2M x 8) 速度:80MHz 接口:SPI 串行 電壓 - 電源:2.3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C(TA) 封裝/外殼:8-SOIC(0.209",5.30mm 寬) 供應(yīng)商器件封裝:8-SOP 標(biāo)準(zhǔn)包裝:92
MX25V1635FZNI 功能描述:IC FLASH 16MBIT 制造商:macronix 系列:MXSMIO? 包裝:管件 零件狀態(tài):有效 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類(lèi)型:FLASH - NOR 存儲(chǔ)容量:16M(2M x 8) 速度:80MHz 接口:SPI 串行 電壓 - 電源:2.3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C(TA) 封裝/外殼:8-WDFN 裸露焊盤(pán) 供應(yīng)商器件封裝:8-WSON(6x5) 標(biāo)準(zhǔn)包裝:570
MX25V1635FZNQ 功能描述:F75C 2.5V 16MB 8WSON AEB Q-GRADE 制造商:macronix 系列:MXSMIO? 零件狀態(tài):在售 存儲(chǔ)器類(lèi)型:非易失 存儲(chǔ)器格式:閃存 技術(shù):FLASH - NOR 存儲(chǔ)容量:16Mb (2M x 8) 時(shí)鐘頻率:80MHz 寫(xiě)周期時(shí)間 - 字,頁(yè):100μs,4ms 存儲(chǔ)器接口:SPI 電壓 - 電源:2.3 V ~ 3.6 V 標(biāo)準(zhǔn)包裝:570
MX25V2006EM1I-13G 功能描述:IC FLASH SER 2.5V 2MB 75MHZ 8SOP RoHS:是 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:MX25xxx05/06 標(biāo)準(zhǔn)包裝:1 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類(lèi)型:閃存 - NAND 存儲(chǔ)容量:4G(256M x 16) 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP I 包裝:Digi-Reel® 其它名稱(chēng):557-1461-6