- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄188952 > MX25U8035ZUI-25G (MACRONIX INTERNATIONAL CO LTD) 2M X 4 FLASH 1.8V PROM, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | MX25U8035ZUI-25G |
| 廠商： | MACRONIX INTERNATIONAL CO LTD |
| 元件分類： | PROM |
| 英文描述： | 2M X 4 FLASH 1.8V PROM, PDSO8 |
| 封裝： | 4 X 4 MM, 0.60 MM HEIGHT, 0.80 MM PITCH, ROHS COMPLIANT, MO-252, USON-8 |
| 文件頁數(shù)： | 14/56頁 |
| 文件大小： | 2467K |
| 代理商： | MX25U8035ZUI-25G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
21
MX25U4035
MX25U8035
P/N: PM1394
REV. 1.1, JUN. 30, 2009
Hardware Protected Mode (HPM):
- When SRWD bit=1, and then WP#/SIO2 is low (or WP#/SIO2 is low before SRWD bit=1), it enters the hardware
protected mode (HPM). The data of the protected area is protected by software protected mode by BP3, BP2,
BP1, BP0 and hardware protected mode by the WP#/SIO2 to against data modification.
Note:
To exit the hardware protected mode requires WP#/SIO2 driving high once the hardware protected mode is entered.
If the WP#/SIO2 pin is permanently connected to high, the hardware protected mode can never be entered; only
can use software protected mode via BP3, BP2, BP1, BP0.
If the system goes into four I/O read mode, the feature of HPM will be disabled.
(6) Read Data Bytes (READ)
The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on
the falling edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The address
is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can
be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been
reached.
The sequence of issuing READ instruction is: CS# goes low→ sending READ instruction code→ 3-byte address on
SI→ data out on SO→ to end READ operation can use CS# to high at any time during data out. (Please refer to Fig-
ure 15)
(7) Read Data Bytes at Higher Speed (FAST_READ)
The FAST_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and
data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be at
any location. The address is automatically increased to the next higher address after each byte data is shifted out,
so the whole memory can be read out at a single FAST_READ instruction. The address counter rolls over to 0 when
the highest address has been reached.
The sequence of issuing FAST_READ instruction is: CS# goes low-> sending FAST_READ instruction code→3-
byte address on SI→1-dummy byte (default) address on SI→data out on SO→ to end FAST_READ operation can
use CS# to high at any time during data out. (Please refer to Figure 16)
While Program/Erase/Write Status Register cycle is in progress, FAST_READ instruction is rejected without any im-
pact on the Program/Erase/Write Status Register current cycle.
(8) 2 x I/O Read Mode (2READ)
The 2READ instruction enable double throughput of Serial Flash in read mode. The address is latched on rising
edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maxi-
mum frequency fT. The first address byte can be at any location. The address is automatically increased to the next
higher address after each byte data is shifted out, so the whole memory can be read out at a single 2READ instruc-
tion. The address counter rolls over to 0 when the highest address has been reached. Once writing 2READ instruc-
tion, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit.
The sequence of issuing 2READ instruction is: CS# goes low→ sending 2READ instruction→ 24-bit address inter-
leave on SIO1 & SIO0→ 4-bit dummy cycle on SIO1 & SIO0→ data out interleave on SIO1 & SIO0→ to end 2READ
operation can use CS# to high at any time during data out (Please refer to Figure 17 for 2 x I/O Read Mode Timing
Waveform).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX26032NP1 | 32 CONTACT(S), MALE, COMBINATION LINE CONNECTOR, SOLDER |
| MX27C4096DC-15 | x16 EPROM |
| MX27C4096DC-90 | x16 EPROM |
| MX27C4096DI-10 | x16 EPROM |
| MX27C4096DI-12 | x16 EPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX25V1635FM1I | 功能描述:IC FLASH 16MBIT 制造商:macronix 系列:MXSMIO? 包裝:管件 零件狀態(tài):有效 格式 - 存儲器:閃存 存儲器類型:FLASH - NOR 存儲容量:16M（2M x 8） 速度:80MHz 接口:SPI 串行 電壓 - 電源:2.3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C（TA） 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商器件封裝:8-SOP 標(biāo)準(zhǔn)包裝:98 |
| MX25V1635FM2I | 功能描述:IC FLASH 16MBIT 制造商:macronix 系列:MXSMIO? 包裝:管件 零件狀態(tài):有效 格式 - 存儲器:閃存 存儲器類型:FLASH - NOR 存儲容量:16M（2M x 8） 速度:80MHz 接口:SPI 串行 電壓 - 電源:2.3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C（TA） 封裝/外殼:8-SOIC（0.209"，5.30mm 寬） 供應(yīng)商器件封裝:8-SOP 標(biāo)準(zhǔn)包裝:92 |
| MX25V1635FZNI | 功能描述:IC FLASH 16MBIT 制造商:macronix 系列:MXSMIO? 包裝:管件 零件狀態(tài):有效 格式 - 存儲器:閃存 存儲器類型:FLASH - NOR 存儲容量:16M（2M x 8） 速度:80MHz 接口:SPI 串行 電壓 - 電源:2.3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C（TA） 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商器件封裝:8-WSON（6x5） 標(biāo)準(zhǔn)包裝:570 |
| MX25V1635FZNQ | 功能描述:F75C 2.5V 16MB 8WSON AEB Q-GRADE 制造商:macronix 系列:MXSMIO? 零件狀態(tài):在售 存儲器類型:非易失 存儲器格式:閃存 技術(shù):FLASH - NOR 存儲容量:16Mb （2M x 8） 時鐘頻率:80MHz 寫周期時間 - 字，頁:100μs，4ms 存儲器接口:SPI 電壓 - 電源:2.3 V ~ 3.6 V 標(biāo)準(zhǔn)包裝:570 |
| MX25V2006EM1I-13G | 功能描述:IC FLASH SER 2.5V 2MB 75MHZ 8SOP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:MX25xxx05/06 標(biāo)準(zhǔn)包裝:1 系列:- 格式 - 存儲器:閃存 存儲器類型:閃存 - NAND 存儲容量:4G（256M x 16） 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP I 包裝:Digi-Reel® 其它名稱:557-1461-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。