- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT90503AG (ZARLINK SEMICONDUCTOR INC) CLIP, STRAIN RELIEF, 50WAY; For use with:820 Series Tripolarized Wiremount Sockets; Ways, No. of:50; Material:Metal; Connector type:Strain Relief RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90503AG |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | CLIP, STRAIN RELIEF, 50WAY; For use with:820 Series Tripolarized Wiremount Sockets; Ways, No. of:50; Material:Metal; Connector type:Strain Relief RoHS Compliant: Yes |
| 中文描述： | ATM SEGMENTATION AND REASSEMBLY DEVICE, PBGA503 |
| 封裝： | 40 X 40 MM, 2.33 MM HEIGHT, PLASTIC, MS-034, BGA-503 |
| 文件頁(yè)數(shù)： | 44/233頁(yè) |
| 文件大?。?/td> | 1341K |
| 代理商： | MT90503AG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)
MT90503
Data Sheet
44
Zarlink Semiconductor Inc.
The control structure in Figure 10, TDM Channel Association: RX Channels (Non CAS mode) on page 44 indicates
the mode and options selected for the TDM channel. In the general TX structure, the RBW (RX Byte Write) bits
provide the format of the byte that is to be written over the RX byte in the circular buffer. While it is possible to write
over the low-byte, there are three possibilities provided if writing over the byte is chosen: writing a null byte or
generating one of two silence patterns. The detailed description of the dual-direction buffer is provided in the TDM
Circular Buffers section.
Figure 10 - TDM Channel Association: RX Channels (Non CAS mode)
In the receive direction, the control structure retains some of the recurrent features from the transmit structure. The
TX circular buffer/size field is the same, which is normal given that the TX and RX circular buffers are common. The
information on the address and size is encoded in the same way as in the TX structure.
For the reception structure, the high mode bit codes whether the RX channel is transmitting a channel received
from ATM or if it is retransmitting information taken from the TDM bus and written into a circular buffer. If the high
Mode bit is ‘0’, the channel is ATM; if it is ‘1’, the channel is TDM. By supporting a low latency TDM loopback, the
MT90503 conforms to the H.100/H.110 specification.
The C and U bits serve as status enable bits. These bits are R/W, and tell the register module whether the register
counters and status bits should report errors on this VC. The U bit is the underrun status enable: when this bit is set
and an underrun is detected, the TDM register module will increment the global underrun counter and set the
underrun detect status bit.
The C bit serves at the cut VC detect status enable. When this bit is at ‘0’, the UR count acts as a free running
256-underrun counter. In this case, it serves to compile the total number of underruns that have occurred. When the
C bit is at ‘1’, then the UR count serves as a detector for cut VCs. The counter resets to 0 each time a valid TDM
byte is received. If an underrun is received, the counter is incremented by one. If the counter ever increments from
254 to 255, then 255 consecutive
underruns have been received, indicating there is 32 ms of absent data. This is
interpreted as a cut VC and will generate an interrupt.
Cell-loss integration periods of greater than 32 ms can be supported by software. Upon UR Count reaching 255,
and subsequent interrupt to the CPU, the software can check that the count has not returned to zero (which
happens if the cells start to arrive again) at some interval equivalent to the cell-loss integration period.
b8
b9
b10
b11
b12
TX/RX Circular Buffer Address and Size
b13
b14
b15
+0
b0
OE
b1
b2
b3
b4
b5
b6
b7
+2
Reserved
Mode
TX/RX Circular Buffer Address and Size
: Address and size of the circular buffer in the data memory
from which data bytes will be
read
: Voice Stream Output Enable. This bit, when set, enables the driving of the Voice Data on the
stream.
Mode
: Channel Mode of operation.
“0000”=Normal PCM;
“1000”=Low Latency Loopback
others=Reserved.
C
: Cut VC Status Enable. When ‘0’, the
UR Count
field is freerunning(256 consecutive underruns will
bnot
UR Count
field is used as a consecutive underrun indicator
that stops incrementing at 255.
U
: Underrun Status Enable. When this bit is set and an underrun is detected, the status counters and bits
will report this event.
UR Count
: 8 bit underrun count. When the
C
bit is cleared, acts as a freerunning underrun error counter.
When the
C
bit is set, it is used as a cut VC detector. In this mode, the counter is cleared each time a
valid byte is received. It increments (to a maximum of FFh) each time a byte underrun is detected. When
a transition from FEh to FFh occurs, the Cut VC status register, counter and id fields are updated. Must be
initialized to FFh by software before enabling VC when
C
bit is set. Must be initialized to 00h by software
before enabling VC when
C
bit is cleared.
1
UR Count
U
C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90520 | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90520AG | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT9072 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AV | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90520 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90520AG | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90520AG2 | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90528 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。