- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384759 > MT90221AL (Mitel Networks Corporation) Quad IMA/UNI PHY Device PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90221AL |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Quad IMA/UNI PHY Device |
| 中文描述： | 四IMA的/單向物理層設(shè)備 |
| 文件頁(yè)數(shù)： | 12/114頁(yè) |
| 文件大小： | 304K |
| 代理商： | MT90221AL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
MT90221
4
32
TxClk
I
UTOPIA Transmit Clock.
Transfer clock from the ATM Layer device to the
MT90221 which synchronizes data transfers on TxData[1:0]. This signal is the
clock of the incoming data. Data is sampled on the rising edge of this signal.
30
TxEnb
I
UTOPIA Transmit Data Enable.
Active LOW signal asserted by the ATM LAYER
device during cycles when TxData contains valid cell data.
20
TxClav
O
UTOPIA Transmit Cell Available Indication Signal.
For cell-level flow control in a
MPHY environment, TxClav is an active high tri-stateable signal from the MT90221
to the ATM LAYER device. A polled MT90221 drives TxClav only during each cycle
following one with its address on the TxAddr lines. The polled MT90221 asserts
TxClav high to indicate it can accept the transfer of a complete cell, otherwise it de-
asserts the signal.
34, 35, 36,
37, 38
TxAddr
[4:0]
I
Transmit Address
.Five bit wide true data driven from the ATM to the PHY layer to
poll and select the appropriate MT90221. TxAddr[4] is the MSB. Each MT90221
keeps its addresses. The value for the Tx and Rx portions of the MT90221 can be
different
ATM Output Port Signals (UTOPIA Receive Interface) (see Note 1)
205, 206,
207, 2, 3,
4, 5, 6
RxData
[7:0]
O
UTOPIA Receive Data Bus.
Byte-wide data driven from MT90221 to ATM layer
device. RxData[1] is the MSB. To support multiple PHY configurations, RxData is
tri-stateable, enabled only in cycles following those with RxEnb asserted.
202
RxSOC
O
UTOPIA Receive Start of Cell Signal.
Active high asserted by the MT90221 when
RxData contains the first valid byte of a cell. To support multiple PHY
configurations, RxSOC is tri-stateable, enabled only in cycles following those with
RxEnb asserted.
15
RxClk
I
UTOPIA Receive Byte Clock
.
This signal is the clock of the outgoing data. Data
changes after the rising edge of this signal. The RxClk needs to be synchronized
with the system clock.
17
RxEnb
I
UTOPIA Receive Data Enable.
Active LOW signal asserted by the ATM layer
device to indicate that RxData[3:0] and RxSOC will be sampled at the end of the
next cycle. In multiple PHY configurations, RxEnb* is used to tri-state RxData and
RxSOC MT90221 outputs. In that case, RxData and RxSOC would be enabled only
in cycles following those with RxEnb asserted.
203
RxClav
O
UTOPIA Receive Cell Available Indication Signal.
For cell-level flow control in a
MPHY environment, RxClav is an active high tri-stateable signal from the MT90221
to ATM LAYER device. A polled MT90221 drives RxClav only during each cycle
following one with its address on the TxAddr lines. The polled MT90221 asserts
RxClav high to indicate it has a complete cell available for transfer to the ATM Layer
device, otherwise it de-asserts the signal. This signal indicates cycles when there is
valid information on RxData / RxSOC.
9, 10, 11,
12, 13
RxAddr
[4:0]
I
Receive Address
. Five bit wide true data driven from the ATM to PHY layer to
select the appropriate MT90221. RxAddr[4] is the MSB. Each MT90221 keeps its
address. The value for the Tx and Rx portions of the MT90221 can be different.
Receiver Static Memory Interface Signals (see Note 1)
188, 189,
190, 191,
192, 195,
196,197
sr_d
[7:0]
I/O
Static Memory Data Bus
. Data Bus to exchange data between the MT90221 and
the external static memory.
Pin Description (continued)
Pin #
Name
I/O
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9041B | T1/E1 System Synchronizer |
| MT9041BP | T1/E1 System Synchronizer |
| MT9041 | Multiple Output Trunk PLL |
| MT9041AP | IC REG LDO 150MA 5.0V 0.5% 8SOIC |
| MT9042C | Multitrunk System Synchronizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90222 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device |
| MT90222AG | 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA - Trays |
| MT90222AG2 | 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA /BAKE/DRYPACK - Trays |
| MT90223AG | 制造商:Microsemi Corporation 功能描述:ATM IMA 80MBPS 2.5V 384BGA - Trays |
| MT90223AG2 | 制造商:Microsemi Corporation 功能描述:ATM IMA 80MBPS 2.5V 384BGA - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。