- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384759 > MT90220 (Mitel Networks Corporation) IC, MICREL LDO 5A ADJ VLT REG TO-2 PDF資料下載
參數(shù)資料
| 型號： | MT90220 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | IC, MICREL LDO 5A ADJ VLT REG TO-2 |
| 中文描述： | 八路IMA的/單向物理層設(shè)備 |
| 文件頁數(shù)： | 44/116頁 |
| 文件大?。?/td> | 306K |
| 代理商： | MT90220 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
MT90220
36
Each of these two interrupt sources can be masked
by writing a ’1’ to the bit corresponding to the
interrupt source in the
IRQ Link 0 Enable
register.
6.2.3
IRQ Link UNI Overflow and IRQ UTOPIA
Input UNI Overflow Status Registers
The
IRQ Link UNI Overflow
and the
IRQ UTOPIA
Input UNI Overflow Status
registers report the
overflow condition from any of the counters
associated with the TX PCM link, the RX PCM link or
the TX UTOPIA I/F. They also report the overflow
condition from the level of the UTOPIA RX FIFO
when the link is used in UNI mode. The 13 interrupt
sources are organized in the following two registers:
an 8-bit register that reports the overflow
condition from the eight counters associated
with a TX or RX PCM link (the
IRQ Link UNI
Overflow Status
registers)
a 5-bit register that reports the overflow
condition from the four counters associated with
the UTOPIA TX I/F to the PCM link used in UNI
mode as well as an overflow condition from the
RX UTOPIA FIFO associated to a RX PCM link
when in UNI mode (the
IRQ UTOPIA Input UNI
Overflow Status
registers)
The five bits in the
IRQ UTOPIA Input UNI Overflow
Status
registers are latched to report an overflow
condition. The status bit is cleared by overwriting it
with a 0. Reading the registers or writing a ’1’ to
these registers will not change the content of the
registers.
There is no enable register directly associated to the
IRQ Link UNI Overflow Status
registers. The
source of the interrupt request can be controlled
either by enabling the interrupt from the counters or
from the
RX UTOPIA Link FIFO Overflow Enable
register. Refer to 6.1 Counter Block paragraph for
more details on the operation of the counters.
6.2.4
IRQ IMA Group Overflow Status and Enable
Registers
There are 20 sources of IMA Group overflow
conditions organized in two levels of registers:
four low level, 5-bit registers (one register per
IMA Group)
one intermediate 4-bit register that is used to
report the overflow conditions for each IMA
Group to minimize the number of accesses to
identify the source of an overflow condition
The
IRQ IMA Group Overflow Status
register
indicates which one of the four IMA Groups is
reporting an overflow condition. When enabled, the
bits in this status register reflect any overflow
condition reported by the
IRQ IMA Overflow Status
registers.
The
IRQ IMA Group Overflow Enable
register is
used to enable any overflow conditions for a specific
IMA Group. Each of the four bits correspond to one
of the four IMA Groups. A value of ’1’ enables the
report of the overflow condition to the upper IRQ
levels.
6.2.5
IRQ IMA Overflow Status and RX UTOPIA
IMA Group FIFO Overflow Enable Registers
There are five possible sources of overflow
conditions that can be reported for each of the 4 IMA
Groups.
The
IRQ IMA Overflow Status
register captures
(latches) the overflow condition from any of the four
counters associated with the UTOPIA TX I/F when
the PCM link is used in IMA mode. It also latches
when an overflow condition occurs in the RX
UTOPIA FIFO associated to a PCM link when in IMA
mode.
The status bit is cleared by overwriting it with a 0.
Reading the registers or writing a ’1’ to these
registers will not change the content of the registers.
A counter generates an interrupt request, if not
masked, when the counter overflows (i.e. starts over
from 0 after reaching the maximum counter value -
refer to paragraph 6.1 for more details on the
operation of the counters). An interrupt request can
also be generated, if not masked, when an overflow
condition is detected in the UTOPIA RX FIFO
associated with an IMA Group.
There is one enable register used to enable the
generation of an interrupt by the overflow condition
of the RX UTOPIA FIFO associated with an IMA
Group. This is the
RX UTOPIA IMA Group FIFO
Overflow Enable
register.
6.3
Register and Memory Map
6.3.1
Since the MT90220 and microprocessor operate
from two different clock sources, access to a
MT90220
register
is
synchronized between the MT90220 and the
microprocessor using either direct or indirect
(synchronized) methods of access.
Access to the Various Registers
asynchronous.
Data
is
The direct method is used during a read access
whenever data does not change or data changes do
not represent any problem. There is no register that
clears status bits upon a read access. A write action
is always required to clear a status bit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90220AL | Octal IMA/UNI PHY Device |
| MT90221 | Quad IMA/UNI PHY Device |
| MT90221AL | Quad IMA/UNI PHY Device |
| MT9041B | T1/E1 System Synchronizer |
| MT9041BP | T1/E1 System Synchronizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90220AL | 制造商:Zarlink Semiconductor Inc 功能描述:I.C. |
| MT90220ALX01 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90221 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device |
| MT90221AL | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device |
| MT90222 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。