參數(shù)資料
型號： MT58V1MV18DT-10
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： SRAM
英文描述： 1M X 18 CACHE SRAM, 5 ns, PQFP100
封裝： PLASTIC, TQFP-100
文件頁數(shù)： 3/34頁
文件大?。?/td> 521K
代理商： MT58V1MV18DT-10
18Mb: 1 MEG x 18, 512K x 32/36
PIPELINED, DCD SYNCBURST SRAM
18Mb: 1 Meg x 18, 512K x 32/36, Pipelined, DCD SyncBurst SRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT58L1MY18D_16_D.fm – Rev. D, Pub 2/03
11
2003 Micron Technology, Inc.
NOTE:
1. X means “Don’t Care.” # means active LOW. H means logic HIGH. L means logic LOW.
2. For WRITE#, L means any one or more byte write enable signals (BWa#, BWb#, BWc#, or BWd#), and BWE# are LOW
or GW# is LOW. WRITE# = H for all BWx#, BWE#, GW# HIGH.
3. BWa# enables writes to DQa pins/balls and DQPa. BWb# enables writes to DQb pins/balls and DQPb. BWc# enables
writes to DQc pins/balls and DQPc. BWd# enables writes to DQd pins/balls and DQPd. DQPa and DQPb are only avail-
able on the x18 and x36 versions. DQPc and DQPd are only available on the x36 version.
4. All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
5. Wait states are inserted by suspending burst.
6. For a WRITE operation following a READ operation, OE# must be HIGH before the input data setup time and held
HIGH throughout the input data hold time.
7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
8. ADSP# LOW always initiates an internal READ at the L–H edge of CLK. A WRITE is performed by setting one or more
byte write enable signals and BWE# LOW or GW# LOW for the subsequent L–H edge of CLK. Refer to WRITE timing
diagram for clarification.
Table 7:
Truth Table
Notes 1–8
OPERATION
ADDRESS
USED
CE# CE2# CE2
ZZ
ADSP# ADSC#
ADV#
WRITE# OE# CLK
DQ
DESELECT Cycle,
Power-Down
None
H
X
L
X
L
X
L–H
High-Z
DESELECT Cycle,
Power-Down
None
L
X
L
X
L–H
High-Z
DESELECT Cycle,
Power-Down
None
L
H
X
L
X
L–H
High-Z
DESELECT Cycle,
Power-Down
None
L
X
L
H
L
X
L–H
High-Z
DESELECT Cycle,
Power-Down
None
L
H
X
L
H
L
X
L–H
High-Z
SNOOZE MODE,
Power-Down
None
X
H
X
High-Z
READ Cycle, Begin Burst
External
L
H
L
X
L
L–H
Q
READ Cycle, Begin Burst
External
L
H
L
X
H
L–H
High-Z
WRITE Cycle, Begin Burst
External
L
H
L
H
L
X
L
X
L–H
D
READ Cycle, Begin Burst
External
L
H
L
H
L
X
H
L
L–H
Q
READ Cycle, Begin Burst
External
L
H
L
H
L
X
H
L–H
High-Z
READ Cycle, Continue Burst
Next
XXX
L
H
L
H
L
L–H
Q
READ Cycle, Continue Burst
Next
X
L
H
L
H
L–H
High-Z
READ Cycle, Continue Burst
Next
H
X
L
X
H
L
H
L
L–H
Q
READ Cycle, Continue Burst
Next
H
X
L
X
H
L
H
L–H
High-Z
WRITE Cycle,
Continue Burst
Next
XXX
L
H
L
X
L–H
D
WRITE Cycle,
Continue Burst
Next
H
X
L
X
H
L
X
L–H
D
READ Cycle, Suspend Burst
Current
X
L
H
L
L–H
Q
READ Cycle, Suspend Burst
Current
X
L
H
L–H
High-Z
READ Cycle, Suspend Burst
Current
H
X
L
X
H
L
L–H
Q
READ Cycle, Suspend Burst
Current
H
X
L
X
H
L–H
High-Z
WRITE Cycle, Suspend Burst
Current
X
L
H
L
X
L–H
D
WRITE Cycle, Suspend Burst
Current
H
X
L
X
H
L
X
L–H
D
相關(guān)PDF資料
PDF描述
MT5C2565EC-70/IT 64K X 4 STANDARD SRAM, 70 ns, CQCC28
MT5C256K16B2DJ-12PAT 256K X 16 STANDARD SRAM, 12 ns, PDSO54
MT5C256K16B2DJ-35LAT 256K X 16 STANDARD SRAM, 35 ns, PDSO54
MT5C256K16B2TG-12L 256K X 16 STANDARD SRAM, 12 ns, PDSO54
MT5LC2565-35LPIT 64K X 4 STANDARD SRAM, 35 ns, PDIP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT58V1MV18DT-6 制造商:Rochester Electronics LLC 功能描述:- Bulk
MT58V1MV18DT-7.5 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述:
MT58V1MV18FT-7 制造商:Rochester Electronics LLC 功能描述:- Bulk
MT58V1MV18FT-7.5 制造商:Rochester Electronics LLC 功能描述:- Bulk
MT58V512V32D 制造商:MICRON 制造商全稱:Micron Technology 功能描述:16Mb SYNCBURST⑩ SRAM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*