參數(shù)資料
型號: MT4LDT464AG
廠商: Micron Technology, Inc.
英文描述: 4 Meg x 64 Nonbuffered DRAM DIMMs(4 M x 64無緩沖動態(tài)RAM雙列直插存儲器模塊)
中文描述: 4梅格× 64 Nonbuffered內(nèi)存插槽(4個M × 64無緩沖動態(tài)RAM的雙列直插存儲器模塊)
文件頁數(shù): 16/31頁
文件大小: 439K
代理商: MT4LDT464AG
1, 2, 4 Meg x 64 Nonbuffered DRAM DIMMs
DM67.p65 – Rev. 6/98
Micron Technology, Inc., reserves the right to change products or specifications without notice.
1998, Micron Technology, Inc.
16
1, 2, 4 MEG x 64
NONBUFFERED DRAM DIMMs
OBSOLETE
NOTES (continued)
28. The SPD EEPROM WRITE cycle time (
t
WR) is the
time from a valid stop condition of a write sequence
to the end of the EEPROM internal erase/ program
cycle. During the WRITE cycle, the EEPROM bus
interface circuit is disabled, SDA remains HIGH due
to pull-up resistor, and the EEPROM does not
respond to its slave address.
29. If OE# is tied permanently LOW, LATE WRITE or
READ-MODIFY-WRITE operations are not possible.
30. V
IH
overshoot: V
IH
(MAX) = V
DD
+ 2V for a pulse
width
10ns, and the pulse width cannot be greater
than one third of the cycle rate. V
IL
undershoot: V
IL
(MIN) = -2V for a pulse width
10ns, and the pulse
width cannot be greater than one third of the cycle
rate.
相關(guān)PDF資料
PDF描述
MT54V512H18A 512K x 18 Synchronous Pipelined Burst SRAM(9Mb,流水線式,同步脈沖靜態(tài)存儲器)
MT54V512H18E 512K x 18 Synchronous Pipelined Burst SRAM(9Mb,流水線式,同步脈沖靜態(tài)存儲器)
MT55L1MY18P 16Mb: 1 Meg x 18, Flow-Through ZBT SRAM(16Mb流通式同步靜態(tài)存儲器)
MT55V1MV18P 16Mb: 1 Meg x 18, Flow-Through ZBT SRAM(16Mb流通式同步靜態(tài)存儲器)
MT55L512L18F 8Mb: 512K x 18,Flow-Through ZBT SRAM(8Mb流通式同步靜態(tài)存儲器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT4LDT464AG-5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 Fast Page Mode DRAM Module
MT4LDT464AG-5X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 EDO Page Mode DRAM Module
MT4LDT464AG-6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 Fast Page Mode DRAM Module
MT4LDT464AG-6X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 EDO Page Mode DRAM Module
MT4LDT464H 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SMALL-OUTLINE DRAM MODULE