參數(shù)資料
型號: MT47H64M16HR-3IT
元件分類: DRAM
英文描述: 64M X 16 DDR DRAM, 0.4 ns, PBGA84
封裝: 8 X 12.50 MM, ROHS COMPLIANT, FBGA-84
文件頁數(shù): 27/129頁
文件大?。?/td> 9252K
代理商: MT47H64M16HR-3IT
Figure 79: RESET Function
CKE
RTT
Bank address
High-Z
DM3
DQS3
High-Z
Address
A10
CK
CK#
tCL
Command
NOP2
PRE
All banks
Ta0
Don’t Care
Transitioning Data
tRPA
tCL
tCK
ODT
DQ3
High-Z
T = 400ns (MIN)
Tb0
READ
NOP2
T0
T1
T2
Col n
Bank a
tDELAY
1
DO
READ
NOP2
Col n
Bank b
High-Z
Unknown
RTT On
System
RESET
T3
T4
T5
Start of normal5
initialization
sequence
NOP2
Indicates a break in
time scale
4
tCKE (MIN)
DO
Notes: 1. VDD, VDDL, VDDQ, VTT, and VREF must be valid at all times.
2. Either NOP or DESELECT command may be applied.
3. DM represents DM for x4/x8 configuration and UDM, LDM for x16 configuration. DQS
represents DQS, DQS#, UDQS, UDQS#, LDQS, LDQS#, RDQS, and RDQS# for the appropri-
ate configuration (x4, x8, x16).
4. In certain cases where a READ cycle is interrupted, CKE going HIGH may result in the
completion of the burst.
5. Initialization timing is shown in Figure 42 (page 83).
1Gb: x4, x8, x16 1.55V DDR2 SDRAM
Reset
PDF: 09005aef82b91d01
1GbDDR2_1_55V.PDF Rev. A 5/09 EN
122
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2009 Micron Technology, Inc. All rights reserved.
相關(guān)PDF資料
PDF描述
MT48H8M16LFB4-8IT:JTR 8M X 16 SYNCHRONOUS DRAM, 6 ns, PBGA54
MT48LC4M32TG-10 4M X 32 SYNCHRONOUS DRAM, 7 ns, PDSO54
MT48V8M16LFB4-8XT 8M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
MT48LC4M32LFB5-10ES:G 4M X 32 SYNCHRONOUS DRAM, 7 ns, PBGA90
MT48V4M32TG-8XT 4M X 32 SYNCHRONOUS DRAM, 7 ns, PDSO54
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT47H64M16HR-3L 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM