參數(shù)資料
型號: MT47H64M16HR-3IT
元件分類: DRAM
英文描述: 64M X 16 DDR DRAM, 0.4 ns, PBGA84
封裝: 8 X 12.50 MM, ROHS COMPLIANT, FBGA-84
文件頁數(shù): 118/129頁
文件大小: 9252K
代理商: MT47H64M16HR-3IT
Figure 45: READ Latency
READ
NOP
Bank a,
Col n
CK
CK#
Command
Address
DQ
DQS, DQS#
DO
n
DO
n
T0
T1
T2
T3
T4n
T5n
T4
T5
CK
CK#
Command
READ
NOP
Address
Bank a,
Col n
RL = 3 (AL = 0, CL = 3)
DQ
DQS, DQS#
DO
n
T0
T1
T2
T3
T3n
T4n
T4
T5
CK
CK#
Command
READ
NOP
Address
Bank a,
Col n
RL = 4 (AL = 0, CL = 4)
DQ
DQS, DQS#
T0
T1
T2
T3
T3n
T4n
T4
T5
AL = 1
CL = 3
RL = 4 (AL = 1 + CL = 3)
Don’t Care
Transitioning Data
Notes: 1. DO n = data-out from column n.
2. BL = 4.
3. Three subsequent elements of data-out appear in the programmed order following
DO n.
4. Shown with nominal tAC, tDQSCK, and tDQSQ.
1Gb: x4, x8, x16 1.55V DDR2 SDRAM
READ
PDF: 09005aef82b91d01
1GbDDR2_1_55V.PDF Rev. A 5/09 EN
89
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2009 Micron Technology, Inc. All rights reserved.
相關(guān)PDF資料
PDF描述
MT48H8M16LFB4-8IT:JTR 8M X 16 SYNCHRONOUS DRAM, 6 ns, PBGA54
MT48LC4M32TG-10 4M X 32 SYNCHRONOUS DRAM, 7 ns, PDSO54
MT48V8M16LFB4-8XT 8M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
MT48LC4M32LFB5-10ES:G 4M X 32 SYNCHRONOUS DRAM, 7 ns, PBGA90
MT48V4M32TG-8XT 4M X 32 SYNCHRONOUS DRAM, 7 ns, PDSO54
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT47H64M16HR-3L 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM