參數(shù)資料
型號: MT46V64M4TG-75E
元件分類: DRAM
英文描述: 64M X 4 DDR DRAM, 0.75 ns, PDSO66
封裝: 0.400 INCH, PLASTIC, TSOP-66
文件頁數(shù): 71/83頁
文件大?。?/td> 2343K
代理商: MT46V64M4TG-75E
256Mb: x4, x8, x16
DDR SDRAM
09005aef8076894f
Micron Technology, Inc., reserves the right to change products or specifications without notice.
256MBDDRx4x8x16_2.fm - Rev. K 9/04 EN
73
2003 Micron Technology, Inc. All rights reserved.
Figure 45: Initialize and Load Mode Registers
NOTE:
1. VTT is not applied directly to the device; however, tVTD should be greater than or equal to zero to avoid device latch-up. VDDQ, VTT, and VREF
must be equal to or less than VDD + 0.3V. Alternatively, VTT may be 1.35V maximum during power-up, even if VDD/VDDQ are 0V, provided a
minimum of 42
of series resistance is used between the VTT supply and the input pin. Once initialized, VREF must always be powered within
the specified range.
2. Reset the DLL with A8 = H while programming the operating parameters.
3. tMRD is required before any command can be applied, and 200 cycles of CK are required before a READ command can be issued.
4. The two AUTO REFRESH commands at Td0 and Te0 may be applied following the LOAD MODE REGISTER (LMR) command at
Ta0.
5. Although not required by the Micron device, JEDEC specifies issuing another LMR command (A8 = L) prior to activating any
bank. If another LMR command is issued, the same operating parameters must be used as previously issued.
6. PRE = PRECHARGE command; LMR = LOAD MODE REGISTER command; AR = AUTO REFRESH command; ACT = ACTIVE com-
mand; RA = Row Address; and BA = Bank Address.
tVTD1
CKE
LVCMOS
LOW LEVEL
DQ
BA0, BA1
200 cycles of CK3
Load Extended
Mode Register
Load Mode
Register2
tMRD
tRP
tRFC
tRFC5
tIS
Power-up: VDD and CK stable
T = 200s
High-Z
tIH
DM
DQS
High-Z
A0-A9,
A11, A12
RA
A10
RA
ALL BANKS
CK
CK#
tCH
tCL
tCK
VTT1
VREF
VDD
VDDQ
COMMAND6
LMR
NOP
PRE
LMR
AR
ACT5
tIS tIH
BA0 = H,
BA1 = L
tIS
tIH
tIS
tIH
BA0 = L,
BA1 = L
tIS
tIH
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
CODE
tIS
tIH
CODE
PRE
ALL BANKS
tIS
tIH
T0
T1
Ta0
Tb0
Tc0
Td0
Te0
Tf0
(
)
(
)
DON’T CARE
BA
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
tRP
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
-5B
-6/6T
-75E/75Z
-75
SYMBOL MIN MAX MIN MAX MIN MAX MIN MAX UNITS
tCH
0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55
tCK
tCL
0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55
tCK
tCK (3)
5
7.5
NANANANANA
Na
ns
tCK (2.5)
6
13
6
13
7.5
13
7.5
13
ns
tCK (2)
7.5
13
7.5
13
7.5
13
10
13
ns
tIH
F
0.6
.75
.90
0.90
ns
tIS
F
0.6
.75
.90
0.90
ns
tIH
S
0.6
0.8
1
ns
tIS
S
0.6
0.8
1
ns
tMRD
10151515
ns
tRFC
70727575
ns
tRP
15
18
15
20
ns
tVTD
0000
ns
-5B
-6/6T
-75E/75Z
-75
SYMBOL MIN MAX MIN MAX MIN MAX MIN MAX UNITS
相關(guān)PDF資料
PDF描述
MT46V64M4FG-75Z 64M X 4 DDR DRAM, 0.75 ns, PBGA60
MT47H128M8HQ-3AT 128M X 8 DDR DRAM, 0.4 ns, PBGA60
MT47H64M16HR-3IT 64M X 16 DDR DRAM, 0.4 ns, PBGA84
MT48H8M16LFB4-8IT:JTR 8M X 16 SYNCHRONOUS DRAM, 6 ns, PBGA54
MT48LC4M32TG-10 4M X 32 SYNCHRONOUS DRAM, 7 ns, PDSO54
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT46V64M4TG-75Z 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V64M8 制造商:MICRON 制造商全稱:Micron Technology 功能描述:512Mb: x4, x8, x16 Double Data Rate SDRAM Features