參數(shù)資料
型號(hào): MT46V64M4FG-75Z
元件分類(lèi): DRAM
英文描述: 64M X 4 DDR DRAM, 0.75 ns, PBGA60
封裝: 8 X 14 MM, PLASTIC, FBGA-60
文件頁(yè)數(shù): 65/83頁(yè)
文件大?。?/td> 2343K
代理商: MT46V64M4FG-75Z
256Mb: x4, x8, x16
DDR SDRAM
09005aef8076894f
Micron Technology, Inc., reserves the right to change products or specifications without notice.
256MBDDRx4x8x16_2.fm - Rev. K 9/04 EN
68
2003 Micron Technology, Inc. All rights reserved.
Figure 40: x4, x8 Data Output Timing – tDQSQ, tQH, and Data Valid Window
NOTE:
1. DQ transitioning after DQS transition define tDQSQ window. DQS transitions at T2 and at T2n are “early DQS,” at T3,
“nominal DQS,” and at T3n, “l(fā)ate DQS.”
2. For a x4, only two DQ apply.
3. tDQSQ is derived at each DQS clock edge and is not cumulative over time and begins with DQS transition and ends with
the last valid DQ transition.
4. tQH is derived from tHP: tQH = tHP - tQHS.
5. tHP is the lesser of tCL or tCH clock transition collectively when a bank is active.
6. The data valid window is derived for each DQS transitions and is defined as tQH minus tDQSQ.
DQ (Last data valid)
DQ2
DQS1
DQ (Last data valid)
DQ (First data no longer valid)
All DQ and DQS, collectively6
Earliest signal transition
Latest signal transition
T2
T2n
T3
T3n
CK
CK#
T1
T2
T3
T4
T2n
T3n
tQH4
tHP5
tQH4
tHP5
tQH4
tDQSQ3
Data
Valid
window
Data
Valid
window
Data
Valid
window
Data
Valid
window
相關(guān)PDF資料
PDF描述
MT47H128M8HQ-3AT 128M X 8 DDR DRAM, 0.4 ns, PBGA60
MT47H64M16HR-3IT 64M X 16 DDR DRAM, 0.4 ns, PBGA84
MT48H8M16LFB4-8IT:JTR 8M X 16 SYNCHRONOUS DRAM, 6 ns, PBGA54
MT48LC4M32TG-10 4M X 32 SYNCHRONOUS DRAM, 7 ns, PDSO54
MT48V8M16LFB4-8XT 8M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT46V64M4FJ-6 制造商:MICRON 制造商全稱(chēng):Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V64M4FJ-6T 制造商:MICRON 制造商全稱(chēng):Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V64M4FJ-75Z 制造商:MICRON 制造商全稱(chēng):Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM